TMP86FH09ANG Datasheet, PDF (73/200 Pages) Toshiba Semiconductor – 8 Bit Microcontroller

TMP86FH09ANG
7.2.5 Watchdog Timer Reset
When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to “1”, a watchdog timer reset
request is generated. When a watchdog timer reset request is generated, the internal hardware is reset. The reset
time is maximum 24/fc [s] (1.5 µs @ fc = 16.0 MHz).
Note:When a watchdog timer reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-fre-
quency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccura-
cies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate
value because it has slight errors.
Clock
Binary counter
1
Overflow
INTWDT interrupt request
(WDTCR1<WDTOUT>= "0")
Internal reset
(WDTCR1<WDTOUT>= "1")
2¹⁷/fc
2
30
Write 4E_H to WDTCR2
2¹⁹/fc [s]
1
2
(WDTT=11)
3
0
A reset occurs
Figure 7-2 Watchdog Timer Interrupt
Page 63