English
Language : 

TC58DVM92A1FT00 Datasheet, PDF (40/44 Pages) Toshiba Semiconductor – MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TC58DVM92A1FT00
(11) When five address cycles are input
Although the device may read in a fifth address, it is ignored inside the chip.
Read operation
CLE
CE
WE
ALE
I/O
RY/BY
00H, 01H or 50H
Address input
ignored
WE Internal read operation starts when WE goes High in the fourth cycle.
Figure 22.
Program operation
CLE
CE
WE
ALE
I/O
80H
Address input
Figure 23.
ignored
Data input
2003-01-10 40/44