TB31356AFL Datasheet, PDF (4/10 Pages) Toshiba Semiconductor – 1.8GHz,600MHz DUAL-PLL FREQUENCY SYNTHESIZER

TENTATIVE
TB31356AFL
DESCRIPTION OF FUNCTION AND OPERATION
(1) Serial data control
TB31356AFL operates according to serial data program. Serial data is input from the clock (CLK),
data (DATA), and strobe (STB) pin.
(2) Entry of serial data
l At the rising edge of each clock pulse, data is sent to the internal shift register from the LSB
sequentially. When all the data is sent, set the strobe pin to high. At this rising edge,
data is stored in latches depending on the control contents. At the same time as data is
stored, control starts.
l The CLK, DATA, and STB pin contain the schmitt trigger circuit to prevent the data
errors by noise, etc.
l At power on, send the option control data before any other divider data.
(3) Serial data input timing
=>0.1µs
=>0.04µs
CLK
DATA
STB
=>0.04µs
=>0.02µs
=>0.02µs
=>0.04µs
=>0.04µs
(4) Serial data groups and group code
l The IC has control divided into five groups so that they may be controlled independent of
one another. Each group is identified by three-bit group code attached at the data end.
Bit before
Preceding bit
preceding one
0
0
0
1
0
0
0
1
1
0
Last bit
0
0
1
1
0
Control contents
PLL1 programmable divider (FIN1) data
PLL2 programmable divider (FIN2) data
PLL1 reference divider (XIN) data
PLL2 reference divider (XIN) data
Option Control
This specification is design target. It is subject to change without notice.
Nov. 27 2002 PAGE 4