TMP86FS49AIFG Datasheet, PDF (181/296 Pages) Toshiba Semiconductor – 8 Bit Microcontroller

TMP86FS49AIFG
(2) LSB receive mode
LSB receive mode is selected by setting SIO1CR<SIODIR> to “1”, in which case the data is
received sequentially beginning with the least significant bit (Bit0).
14.3.2.3 Transmit/receive mode
(1) MSB transmit/receive mode
MSB transmit/receive mode are selected by setting SIO1CR<SIODIR> to “0” in which case the
data is transferred sequentially beginning with the most significant bit (Bit7) and the data is received
sequentially beginning with the most significant (Bit7).
(2) LSB transmit/receive mode
LSB transmit/receive mode are selected by setting SIO1CR<SIODIR> to “1”, in which case the
data is transferred sequentially beginning with the least significant bit (Bit0) and the data is received
sequentially beginning with the least significant (Bit0).
14.3.3 Transfer modes
Transmit, receive and transmit/receive mode are selected by using SIO1CR<SIOM>.
14.3.3.1 Transmit mode
Transmit mode is selected by writing “00B” to SIO1CR<SIOM>.
(1) Starting the transmit operation
Transmit mode is selected by setting “00B” to SIO1CR<SIOM>. Serial clock is selected by using
SIO1CR<SCK>. Transfer direction is selected by using SIO1CR<SIODIR>.
When a transmit data is written to the transmit buffer register (SIO1TDB), SIO1SR<TXF> is
cleared to “0”.
After SIO1CR<SIOS> is set to “1”, SIO1SR<SIOF> is set synchronously to “1” the falling edge of
SCK1 pin.
The data is transferred sequentially starting from SO1 pin with the direction of the bit specified by
SIO1CR<SIODIR>, synchronizing with the SCK1 pin's falling edge.
SIO1SR<SEF> is kept in high level, between the first clock falling edge of SCK1 pin and eighth
clock falling edge.
SIO1SR<TXF> is set to “1” at the rising edge of pin after the data written to the SIO1TDB is
transferred to shift register, then the INTSIO1 interrupt request is generated, synchronizing with the
next falling edge on SCK1 pin.
Note 1: In internal clock operation, when SIO1CR<SIOS> is set to "1", transfer mode does not start
without writing a transmit data to the transmit buffer register (SIO1TDB).
Note 2: In internal clock operation, when the SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to
shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from
SCK1 pin.
Note 3: In external clock operation, when the falling edge is input from SCK1 pin after SIO1CR<SIOS> is
set to "1", SIO1TDB is transferred to shift register immediately.
Page 165