XC6120_2 Datasheet, PDF (6/13 Pages) Torex Semiconductor – Highly Accurate, Ultra Small, Low Power Consumption Voltage Detector

XC6120 Series
■OPERATIONAL EXPLANATION
●Typical Application Circuit
R
VIN
(Unused for the CMOS output products)
VIN
VOUT
VOUT
VSS
●Timing Charge
Input Voltage
(V_IN)
⑥
①
②③ ④
⑤
Release Voltage (V_DR)
Detect Voltage (V_DF)
Minimum Operating Voltage (V_MIN)
Ground Voltage (V_SS)
Output
Voltage
(V_OUT)
Ground Voltage (V_SS)
Note: For explaining in a simplified case, an operation time of the circuit is not counted.
The following explains the operation of the typical application circuit along number symbols shown in the timing chart.
① When input voltage (V_IN) rises above detect voltage (V_DF), output voltage (V_OUT) will be equal to input voltage (V_IN). (A
condition of high impedance exists with N-ch open drain output configurations.)
② When input voltage (V_IN) falls below detect voltage (V_DF), output voltage (V_OUT) will be equal to the ground voltage
(V_SS) level.
③ When input voltage (V_IN) falls to a level below that of the minimum operating voltage (V_MIN), output will become
unstable. If In this condition, V_IN will equal the pulled-up output (should output be pulled-up.) (Input voltage, V_IN, in
the typical application circuit.)
④ When input voltage (V_IN) rises above the minimum operating voltage (V_MIN) level until it achieves a release voltage
(V_DR), output keeps the ground voltage level (V_SS).
⑤ When the input voltage (V_IN) rises above the release voltage (V_DR), output voltage (V_OUT will be equal to input voltage
(V_IN). (A condition of high impedance exists with N-ch open drain output configurations.)
⑥ The difference between V_DR and V_DF represents the hysteresis width.
6/13