I5127-L Datasheet, PDF (5/9 Pages) Taiwan Memory Technology – High-Speed USB Flash Disk Controller

Create
i5127-L
14, 15, 16,
17, 21, 22,
23, 24
31, 28, 3, 2
33
34
13
35
8
36
26
37
1
18, 27
10
20
11
9, 19
12
38
41
43
42
48
47
FD7, FD6, FD5,
FD4, FD3, FD2,
FD1, FD0
FCE3, FCE2, FCE1,
FCE0,
FCLE
FALE
FRE_n
FWE_n
FREADY
FWP
IO8 Bi-directional data bus signals to flash, low 8 bits.
O2 Active-low chip enable signals to flash.
O8
O8
O8
O8
I, ST, PU
O2
Command latch enable to flash.
Address latch enable to flash.
Active-low read strobe to flash.
Active-low write strobe to flash.
Ready/Busy from flash.
Write protect to flash
GPIO0
GPIO1
RESET_n
System Control and Status
I
Write protect switch
O8 Ready/busy LED
I, ST, PU Chip reset
VDD
VDDO/VDDC
VDDC
VDDR/VDD
GND/GNDC
GNDR
VDDA
VSSA
VD33P/VD33
VS33P/VS33
VDDU/VDDC
VSSU/GNDC
Power and Ground
Power 3.3V Power
Power 1.8V output of built-in regulator
Power 1.8V Power
Power 3.3V Power
Ground Ground
Ground Ground
Power Analog 1.8V Power
Ground Ground
Power 3.3V Power
Ground Ground
Power 1.8V Power
Ground Ground
Function of I/O types
I
Input
ST
Input with Schmitt trigger
PU
Input with internal pull-up
O2
Output buffer with 2mA driving capability
O8
Output buffer with 8mA driving capability
IO8
I/O buffer with 8mA driving capability
Release date: 2007/07/16
© 2007 iCreate Technologies Corporation
This document contains preliminary information on product but not yet fully characterized.
iCreate Technologies Corporation reserves the right to change the specification in any manner without notice.
Page 3