English
Language : 

TMS320DM6431_17 Datasheet, PDF (90/227 Pages) Texas Instruments – Digital Media Processor
TMS320DM6431
Digital Media Processor
SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008
www.ti.com
Table 3-20. Multiplexed Pins on DM6431 (continued)
SIGNAL
NAME
AXR0[3]/FSR0/GP[102]
AXR0[2]/FSX0/GP[103]
AXR0[1]/DX0/GP[104]
AXR0[0]/GP[105]
ACLKX0/GP[106]
AFSX0/GP[107]
AHCLKX0/GP[108]
AMUTEIN0/GP[109]
AMUTE0/GP[110]
HECC_RX/TINP1L/GP[56]
HECC_TX/TOUT1L/GP[55]
TINP0L/GP[98]
CLKS0/TOUT0L/GP[97]
URXD0/GP[85]
UTXD0/GP[86]
UCTS0/GP[87]
URTS0/PWM0/GP[88]
CLKOUT0/PWM2/GP[84]
ZWT
NO.
G4
H3
J3
H2
F1
G2
G1
F2
G3
L4
K4
K2
J4
L2
K3
L1
L3
M1
ZDU
NO.
J3
J2
K2
H2
G1
G2
H1
G3
H3
P3
N3
L2
L3
M2
N1
P1
M3
R1
PINMUX DESCRIPTION
PINMUX GROUP
CONTROLLED BY PINMUX BIT FIELDS
Serial Port Sub-Block 0
Serial Port Sub-Block 0
Serial Port Sub-Block 0
Serial Port Sub-Block 1
Serial Port Sub-Block 1
Serial Port Sub-Block 1
Serial Port Sub-Block 1
Serial Port Sub-Block 1
Serial Port Sub-Block 1
Timer 1 Block
Timer 1 Block
Timer 0 Block
Timer 0 Block
UART0 Data Block
UART0 Data Block
UART0 Flow Control Block
UART0 Flow Control Block
CLKOUT Block
SPBK0
SPBK0
SPBK0
SPBK1
SPBK1
SPBK1
SPBK1
SPBK1
SPBK1
TIM1BK
TIM1BK
TIM0BK
TIM0BK
UR0DBK
UR0DBK
UR0FCBK
UR0FCBK
CKOBK
Note: PINMUX group EMIFA/VPSS Sub-Block 2 is not shown in the above table because there is no
actual pin multiplexing in that block. But this block is still considered a "pin mux block" because it contains
some of the pins necessary for EMIFA. The pins in this block are as follows:
• EMIFA/VPSS Sub-Block 2
– EM_WAIT/(RDY/BSY)
– EM_OE
– EM_WE
3.7.3.2 Peripherals Spanning Multiple Pin Mux Blocks
Some peripherals span multiple Pin Mux Blocks. To use these peripherals, they must be selected in all of
the relevant Pin Mux Blocks. The following is the list of peripherals that span multiple Pin Mux Blocks:
• McBSP0: Six McBSP0 pins are located in the Serial Port Sub-Block 0, but the CLKS0 pin is muxed in
the Timer0 Block. To select McBSP0 pins, program PINMUX registers as follows:
– Serial Port Sub-Block 0: SPBK0 = 01
– Timer0 Block: If CLKS0 pin is desired, program TIM0BK = 10 or 11.
• UART0: The two UART0 data pins are located in the UART0 Data Block, but the two UART0 flow
control pins are located in the UART0 Flow Control Block. To select UART0, program PINMUX
registers as follows:
– UART0 Data Block: UR0BK = 1
– UART0 Flow Control Block: If flow control pins are desired, program UR0FCBK = 01.
90
Device Configurations
Submit Documentation Feedback