DS90LV004_13 Datasheet, PDF (9/14 Pages) Texas Instruments – 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

DS90LV004
www.ti.com
SNLS190P – APRIL 2005 – REVISED APRIL 2013
TYPICAL PERFORMANCE CHARACTERISTICS
Power Supply Current
vs.
Bit Data Rate
350
Clock, Max PRE
300
PRBS-23, Max PRE
250
200
150
100
PRBS-23, 0% PRE
50
Clock, 0% PRE
Total Jitter (T_J)
vs.
Bit Data Rate
120
100
VCM = 0.25V
80
VCM = 2.4V
60 _{VCM = 1.2V}
40
20
VCM = 0.5V VCM = 3.05V
0
0 0.25 0.5 0.75 1.0 1.25 1.5
0
0
0.5
1.0
1.5
2.0
BIT DATA RATE (Gbps)
BIT DATA RATE (Gbps)
Dynamic power supply current was measured while running a clock or Total Jitter measured at 0V differential while running a PRBS 2²³-1
PRBS 2²³-1 pattern with all 4 channels active. V_CC = 3.3V, T_A =
pattern with a single channel active. V_CC = 3.3V, T_A = +25°C, V_ID =
+25°C, V_ID = 0.5V, V_CM = 1.2V
Figure 7.
0.5V, 0% Pre-emphasis
Figure 8.
Total Jitter (T_J)
vs.
Temperature
80
70
60
50
40
30
20
10
0
-40 -20 0
20 40 60 80 100
TEMPERATURE (°C)
Total Jitter measured at 0V differential while running a PRBS 2²³-1
pattern with a single channel active. V_CC = 3.3V, V_ID = 0.5V, V_CM =
1.2V, 1.5 Gbps data rate, 0% Pre-emphasis
Figure 9.
Positive Edge Transition
vs.
Pre-Emphasis Level
100 mV/Div
100%
50%
25%
0%
200 ps/Div
Figure 10.
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS90LV004
Submit Documentation Feedback
9