TMS320C5535_12 Datasheet, PDF (84/156 Pages) Texas Instruments – TMS320C5535, C5534, C5533,C5532 FIXED-POINT DIGITAL SIGNAL PROCESSORS

TMS320C5535
TMS320C5534, TMS320C5533, TMS320C5532
SPRS737B – AUGUST 2011 – REVISED MARCH 2012
6 Peripheral Information and Electrical Specifications
6.1 Parameter Information
Tester Pin Electronics
42 Ω
4.0 pF
3.5 nH
1.85 pF
Transmission Line
Z0 = 50 Ω
(see Note)
www.ti.com
Data Sheet Timing Reference Point
Output
Under
Test
Device Pin
(see Note)
NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be
taken into account. A transmission line with a delay of 2 ns can be used to produce the desired transmission line effect. The transmission line is
intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns) from the data sheet timings.
Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.
Figure 6-1. 3.3-V Test Load Circuit for AC Timing Measurements
The load capacitance value stated is only for characterization and measurement of AC timing signals. This
load capacitance value does not indicate the maximum load the device is capable of driving.
6.1.1 1.8-V, 2.5-V, 2.75-V, and 3.3-V Signal Transition Levels
All rise and fall transition timing parameters are referenced to V_IL MAX and V_IH MIN for input clocks, V_OL
MAX and V_OH MIN for output clocks.
V_ref = V_IH MIN (or V_OH MIN)
V_ref = V_IL MAX (or V_OL MAX)
Figure 6-2. Rise and Fall Transition Time Voltage Reference Levels
6.1.2 3.3-V Signal Transition Rates
All timings are tested with an input edge rate of 4 volts per nanosecond (4 V/ns).
6.1.3 Timing Parameters and Board Routing Analysis
The timing parameter values specified in this data manual do not include delays by board routing. As a
good board design practice, such delays must always be taken into account. Timing values may be
adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer
information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS
models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing
Analysis application report (literature number SPRA839). If needed, external logic hardware such as
buffers may be used to compensate any timing differences.
6.2 Recommended Clock and Control Signal Transition Behavior
All clocks and control signals must transition between V_IH and V_IL (or between V_IL and V_IH) in a monotonic
manner.
84
Peripheral Information and Electrical Specifications
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C5535 TMS320C5534 TMS320C5533 TMS320C5532