COP8CCE9_15 Datasheet, PDF (82/101 Pages) Texas Instruments – 8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM

COP8CCE9
SNOS978J – JUNE 2001 – REVISED MARCH 2013
www.ti.com
Address
S/ADD REG
xxE9
xxEA
xxEB
xxEC
xxED
xxEE
xxEF
xxF0 to FB
xxFC
xxFD
xxFE
xxFF
0100 to 017F
Contents
MICROWIRE/PLUS Shift Register
Timer T1 Lower Byte
Timer T1 Upper Byte
Timer T1 Autoload Register T1RA Lower Byte
Timer T1 Autoload Register T1RA Upper Byte
CNTRL Control Register
PSW Register
On-Chip RAM Mapped as Registers
X Register
SP Register
B Register
S Register
On-Chip 128 RAM Bytes
NOTE
Reading memory locations 0070H–007FH (Segment 0) will return all ones. Reading
unused memory locations 0080H–0093H (Segment 0) will return undefined data. Reading
memory locations from other Segments (i.e., Segment 8, Segment 9, … etc.) will return
undefined data.
Instruction Set
INTRODUCTION
This section defines the instruction set of the COP8 Family members. It contains information about the instruction
set features, addressing modes and types.
INSTRUCTION FEATURES
The strength of the instruction set is based on the following features:
• Mostly single-byte opcode instructions minimize program size.
• One instruction cycle for the majority of single-byte instructions to minimize program execution time.
• Many single-byte, multiple function instructions such as DRSZ.
• Three memory mapped pointers: two for register indirect addressing, and one for the software stack.
• Sixteen memory mapped registers that allow an optimized implementation of certain instructions.
• Ability to set, reset, and test any individual bit in data memory address space, including the memory-mapped
I/O ports and registers.
• Register-Indirect LOAD and EXCHANGE instructions with optional automatic post-incrementing or
decrementing of the register pointer. This allows for greater efficiency (both in cycle time and program code)
in loading, walking across and processing fields in data memory.
• Unique instructions to optimize program size and throughput efficiency. Some of these instructions are:
DRSZ, IFBNE, DCOR, RETSK, VIS and RRC.
ADDRESSING MODES
The instruction set offers a variety of methods for specifying memory addresses. Each method is called an
addressing mode. These modes are classified into two categories: operand addressing modes and transfer-of-
control addressing modes. Operand addressing modes are the various methods of specifying an address for
accessing (reading or writing) data. Transfer-of-control addressing modes are used in conjunction with jump
instructions to control the execution sequence of the software program.
82
Submit Documentation Feedback
Product Folder Links: COP8CCE9
Copyright © 2001–2013, Texas Instruments Incorporated