TPS43340-Q1_15 Datasheet, PDF (8/44 Pages) Texas Instruments – Quad-Output Power Supply

TPS43340-Q1
SLVSB16E – NOVEMBER 2011 – REVISED DECEMBER 2015
www.ti.com
6.2 ESD Ratings
V_(ESD)
Electrostatic
discharge
Human body model (HBM),
per AEC Q100-002⁽¹⁾
Charged device model (CDM),
per AEC Q100-011
Machine model (MM)
All pins except VLR1
VLR1
Corner pins (1, 12, 13, 24, 25, 36, 37, and 48)
Other pins
All pins except RSTx
RSTx
VALUE
±2000
±1000
±750
±500
±200
±100
(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
UNIT
V
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
Supply inputs
Input voltage
Input voltage for Buck 2
Enable inputs
Bootstrap inputs
Phase inputs
Buck controller
Buck1 and Buck2
Feedback inputs
Error-amplifier outputs
Peak output currents from external
MOSFET driver
Current-sense voltage
Soft start
Power-good outputs
Switching-frequency setting
External input clock
External input supply for gate drive
Input supply
Slew-rate setting
Enable input
Boot inputs
Buck converter
Buck3
Phase inputs
Linear regulator
LREG1
PMOS driver
Temperature ratings
Feedback input
Soft start
Power-good output
Error-amplifier output
Input voltage
Output voltage
Enable input
Power-good output
Feedback inputs
PMOS driver
Internal regulator
Operating temperature, T_A
VIN
VIN2SENSE
EN1, EN2
BOOT1, BOOT2
PH1, PH2
PH1, PH2 (for 50 ns)
VSENSE1, VSENSE2
COMP1, COMP2
GU1,GU2, GL1,GL2
S1, S2, S3, S4
SS1, SS2
RST1, RST2
RT
SYNC
EXTSUP
VSUP
SLEW
EN3
BOOT3
PH3
PH3 (for 50 ns)
VSENSE3
SS3
RST3
COMP3
VLR1
LREG1
EN4
RST4
VSENSE4
GPULL
VREG
MIN
NOM
MAX UNIT
4
40 V
4
40 V
0
40 V
4
48 V
–0.6
40 V
–2
V
0
6V
0
6V
0.75 A
0
11 V
0
6V
0
11 V
0
1.2 V
0
9V
0
9V
4
10
0
V_REG
0
6
0
18
–1
11
V
–2
0
6
0
6
0
11
0
6
4
40
0.8
5.25
0
40 V
0
5.25
0
6
4
40
V
0
6
–40
125 °C
8
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: TPS43340-Q1