English
Language : 

CD74HC297 Datasheet, PDF (8/15 Pages) Texas Instruments – High-Speed CMOS Logic Digital Phase-Locked-Loop
CD54HC297, CD74HC297, CD74HCT297
MfC
fOUT
φOUT
fIN
φIN
KCP
D/U
ENCTR
DIVIDE-BY-K
COUNTER
CARRY
BORROW
XORPDOUT
φA1
φB
ECPDOUT
φA2
JJ
ECPD
K FF
I/D CIRCUIT
I/DOUT
I/DCP
2NfC
DIVIDE-BY-N
COUNTER
FIGURE 1. DPLL USING BOTH PHASE DETECTORS IN A RIPPLE-CANCELLATION SCHEME
MfC
fOUT
φIN
KCP
D/U
XORPDOUT
φA1
φB
DIVIDE-BY-K
COUNTER
CARRY
BORROW
I/D CIRCUIT
I/DCP
2NfC
I/DOUT
fOUT
φOUT
DIVIDE-BY-N
COUNTER
FIGURE 2. DPLL USING EXCLUSIVE-OR PHASE DETECTION
CARRY PULSE
(INTERNAL SIGNAL)
BORROW PULSE
(INTERNAL SIGNAL)
I/DCP INPUT
I/DOUT OUTPUT
FIGURE 3. TIMING DIAGRAM: I/DOUT IN-LOCK CONDITION
8