English
Language : 

TPS65986 Datasheet, PDF (78/109 Pages) Texas Instruments – USB Type-C and USB PD Controller and Power Switch
TPS65986
SLVSD13A – OCTOBER 2015 – REVISED NOVEMBER 2015
www.ti.com
Table 12. Dock Application Design Parameters (continued)
DESIGN PARAMETER
PP_HV Input Voltage and Current
Capabilities
VIN_3V3 Voltage and Current Requirements
EXAMPLE VALUE
12-20 V, 3 A
2.85 - 3.45 V, 100 mA (50 mA each)
DIRECTION OF CURRENT
Sinking from VBUS of Charger side
TPS65986
Internal TPS65986 Circuitry
9.2.2.2 Detailed Design Procedure
The same passive components used in the USB Type-C and PD Dongle Application are also applicable in this
design to support all of the features of the TPS65986. Additional design information is provided below for
additional passive components required and to explain the UART interaction of the two TPS65986 devices. The
TPS65986 control of the HD3SS460 SuperSpeed multiplexer is explained in HD3SS460 Control and DisplayPort
Configuration , while the details of a Primary and Secondary TPS65986 sharing a single SPI flash are explained
in Primary TPS65986 Flash Master and Secondary Port.
9.2.2.2.1 Port Power Switch (PP_5V0 and PP_CABLE) Capacitors
The PP_5V0 and PP_CABLE supplies are connected together therefore a ceramic 22-µF (X7R/X5R) capacitor
coupled with a 0.1-µF high-frequency capacitor must be placed close to the host-side TPS65986. The PP_5V0
path can support 3 A and the PP_CABLE path supports 600 mA for active Type C cables.
9.2.2.2.2 TPS65986 Primary and Secondary Interaction
The host-side TPS65986 is the primary device which loads application code from Flash memory via a direct SPI
connection, while the charger-side TPS65986 is the secondary device which loads application code over UART
from the primary. After loading application code, the secondary TPS65986 controls the primary TPS65986 over
UART when a Type-C charger is connected by copying the Active Sink PDO of the secondary into the Source
PDO of the primary while accounting for current losses used to provide power to the dock system circuitry. An
output GPIO of the secondary, GPIOy, connected to an input GPIO of the primary, GPIOx, to indicate that line
power is present and initiate a Power Role swap if the system was initially bus-powered. More complex docking
systems which are additionally powered by a barrel jack may require a I2C master system controller to control
both TPS65986 devices via the I2C slave port.
78
Submit Documentation Feedback
Product Folder Links: TPS65986
Copyright © 2015, Texas Instruments Incorporated