SMV320C6727B-SP_16 Datasheet, PDF (74/112 Pages) Texas Instruments – Floating-Point Digital Signal Processor

SMV320C6727B-SP
SPRS675G – FEBRUARY 2013 – REVISED JANUARY 2014
www.ti.com
Figure 4-27 shows the bit layout of the CFGMCASP1 register and Table 4-22 contains a description of the
bits.
31
8
Reserved
7
3
Reserved
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
2
0
AMUTEIN1
R/W, 0
Figure 4-27. CFGMCASP1 Register Bit Layout (0x4000 001C)
Table 4-22. CFGMCASP1 Register Bit Field Description (0x4000 001C)
BIT NO.
NAME
31:3 Reserved
2:0 AMUTEIN1
RESET
VALUE
N/A
0
READ
WRITE
N/A
R/W
DESCRIPTION
Reads are indeterminate. Only 0s should be written to these bits.
AMUTEIN1 Selects the source of the input to the McASP1 mute input.
000 = Select the input to be a constant '0'
001 = Select the input from AXR0[7]/SPI1_CLK
010 = Select the input from AXR0[8]/AXR1[5]/SPI1_SOMI
011 = Select the input from AXR0[9]/AXR1[4]/SPI1_SIMO
100 = Select the input from AHCLKR2
101 = Select the input from SPI0_SIMO
110 = Select the input from SPI0_SCS/I2C1_SCL
111 = Select the input from SPI0_ENA/I2C1_SDA
74
Peripheral and Electrical Specifications
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SMV320C6727B-SP