ADC12QS065_14 Datasheet, PDF (7/33 Pages) Texas Instruments – Quad 12-Bit 65 MSPS A/D Converter with LVDS Serialized Outputs

ADC12QS065
www.ti.com
SNOSAD6H – JULY 2005 – REVISED MARCH 2007
Converter Electrical Characteristics (continued)
Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, V_A = V_D = +3.3V, V_DR=
+2.5V, Internal V_REF = +1.0V, f_CLK = 65 MHz, f_IN = 5 KHz, C_L = 15 pF/pin. Boldface limits apply for T_J = T_MIN to T_MAX: all
other limits T_J = 25°C^(1)(2)(3)(4)
Symbol
Parameter
Conditions
Typical⁽⁵⁾ Limits⁽⁵⁾
Units
(Limits)
REFERENCE AND ANALOG INPUT CHARACTERISTICS
V_CM
Common Mode Input Voltage
0.5
V (min)
1.5
2.0
V (max)
V_IN
Analog Differential Input Range
2.0
V_P-P
(CLK LOW)
8
pF
C_IN
V_IN Input Capacitance (each pin to GND) V_IN = 2.5 Vdc + 0.7 V_{rms (CLK HIGH)}
3
pF
V_REF
External Reference Voltage⁽⁶⁾
0.8
1.00
1
V (min)
V (max)
Reference Input Resistance
1
MΩ (min)
DYNAMIC CONVERTER CHARACTERISTICS
FPBW Full Power Bandwidth
0 dBFS Input, Output at −3 dB
300
MHz
SNR
Signal-to-Noise Ratio⁽⁷⁾
SINAD Signal-to-Noise and Distortion⁽⁷⁾
ENOB Effective Number of Bits⁽⁷⁾
THD
Total Harmonic Distortion
H2
Second Harmonic Distortion
H3
Third Harmonic Distortion
SFDR Spurious Free Dynamic Range
IMD
Intermodulation Distortion
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 5 MHz, V_IN = −1 dBFS
f_IN = 33 MHz, V_IN = −1 dBFS
f_IN = 19.6 MHz and 20.2 MHz,
each = −7 dBFS
69.3
68.5
69
68
11.2
11
−82
−78
−92.5
−83
−83.3
−80
83.3
80
−78
68.4
68
11
-74.5
-79
-75.5
75.5
dBFS (min)
dBFS
dBFS (min)
dBFS
Bits (min)
Bits
dBc (min)
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBFS
FPBW Full Power Bandwidth
300
MHz
INTER-CHANNEL CHARACTERISTICS
Channel—Channel Offset Match
±0.3
%FS
Channel—Channel Gain Match
±4
%FS
Crosstalk (between any two channels)
10 MHz Tested, Channel;
20 MHz Other Channel
85
dBc
(6) Optimum performance will be obtained by keeping the reference input in the 0.8V to 1V range. The LM4051CIM3-ADJ (SOT-23
package) is recommended for external reference applications.
(7) This parameter is specified in dBFS - indicating the value that would be attained with a full-scale input signal.
Copyright © 2005–2007, Texas Instruments Incorporated
Product Folder Links: ADC12QS065
Submit Documentation Feedback
7