English
Language : 

TMS320LF2407_13 Datasheet, PDF (64/117 Pages) Texas Instruments – DSP CONTROLLERS
TMS320LF2407, TMS320LF2406, TMS320LF2402
DSP CONTROLLERS
SPRS094I − APRIL 1999 − REVISED SEPTEMBER 2003
current consumption by power-supply pins over recommended operating free-air temperature
ranges during low-power modes at 30-MHz CLOCKOUT (TMS320LF2407)
PARAMETER
MODE
TEST CONDITIONS
MIN TYP MAX UNIT
IDD†
ICCA
Operational Current
ADC module current
Clock to all peripherals is enabled.
LPM0 No I/O pins are switching.
60
80 mA
0.2‡
1‡ mA
IDD†
ICCA
Operational Current
ADC module current
Clock to all peripherals is disabled.
LPM1 No I/O pins are switching.
40
60 mA
0
0 mA
IDD†
ICCA
Operational Current
ADC module current
LPM2 Clock to all peripherals is disabled.
10
30 mA
0
0 mA
† IDD is the current flowing into the VDD, VDDO, and PLLVCCA pins.
‡ ADC current shown is with ADC clock disabled. If ADC clock is enabled, then Typical and Maximum currents are 5 mA and 15 mA, respectively.
current consumption by power-supply pins over recommended operating free-air temperature
ranges during low-power modes at 30-MHz CLOCKOUT (TMS320LF2406)
PARAMETER
MODE
TEST CONDITIONS
MIN TYP MAX UNIT
IDD†
ICCA
Operational Current
ADC module current
Clock to all peripherals is enabled.
LPM0 No I/O pins are switching.
60
80 mA
0.2‡
1‡ mA
IDD†
ICCA
Operational Current
ADC module current
Clock to all peripherals is disabled.
LPM1 No I/O pins are switching.
40
60 mA
0
0 mA
IDD†
ICCA
Operational Current
ADC module current
LPM2 Clock to all peripherals is disabled.
10
30 mA
0
0 mA
† IDD is the current flowing into the VDD, VDDO, and PLLVCCA pins.
‡ ADC current shown is with ADC clock disabled. If ADC clock is enabled, then Typical and Maximum currents are 5 mA and 15 mA, respectively.
current consumption by power-supply pins over recommended operating free-air temperature
ranges during low-power modes at 30-MHz CLOCKOUT (TMS320LF2402)
PARAMETER
MODE
TEST CONDITIONS
MIN TYP MAX UNIT
IDD†
ICCA
Operational Current
ADC module current
Clock to all peripherals is enabled.
LPM0 No I/O pins are switching.
50
70 mA
0.2‡
1‡ mA
IDD†
ICCA
Operational Current
ADC module current
Clock to all peripherals is disabled.
LPM1 No I/O pins are switching.
40
60 mA
0
0 mA
IDD†
ICCA
Operational Current
ADC module current
LPM2 Clock to all peripherals is disabled.
10
30 mA
0
0 mA
† IDD is the current flowing into the VDD, VDDO, and PLLVCCA pins.
‡ ADC current shown is with ADC clock disabled. If ADC clock is enabled, then Typical and Maximum currents are 5 mA and 15 mA, respectively.
64
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443