MSP430G2955 Datasheet, PDF (6/72 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430G2955
MSP430G2855
MSP430G2755
SLAS800 – MARCH 2013
TERMINAL
NAME
P4.3/
TB0.0/
A12/
CA3
P4.4/
TB0.1/
A13/
CA4
P4.5/
TB0.2/
A14/
CA5
P4.6/
TBOUTH/
CAOUT/
A15/
CA6
P4.7/
TBCLK/
CAOUT/
CA7
RST/
NMI/SBWTDIO
TEST/
SBWTCK
DV_CC
AV_CC
DV_SS
AV_SS
QFN Pad
Table 2. Terminal Functions (continued)
www.ti.com
NO.
I/O
DESCRIPTION
DA RHA
General-purpose digital I/O pin
Timer_B, capture: CCI0B input, compare: OUT0 output
20
18
I/O
ADC10 analog input A12
Comparator_A+, CA3 input
General-purpose digital I/O pin
Timer_B, capture: CCI1B input, compare: OUT1 output
21
19
I/O
ADC10 analog input A13
Comparator_A+, CA4 input
General-purpose digital I/O pin
Timer_B, compare: OUT2 output
22
20
I/O
ADC10 analog input A14
Comparator_A+, CA5 input
General-purpose digital I/O pin
Timer_B, switch all TB0 to TB3 outputs to high impedance
23
21
I/O Comparator_A+ Output
ADC10 analog input A15
Comparator_A+, CA6 input
General-purpose digital I/O pinCB0
Timer_B, clock signal TBCLK input
24
22
I/O
Comparator_A+ Output
Comparator_A+, CA7 input
Reset or nonmaskable interrupt input
7
5
I
Spy-Bi-Wire test data input/output during programming and test
Selects test mode for JTAG pins on Port 1. The device protection fuse is
1
37
I ^{connected to TEST.}
Spy-Bi-Wire test clock input during programming and test
2 38, 39
Digital supply voltage
16
14
Analog supply voltage
4
1, 4
Digital ground reference
15
13
Analog ground reference
NA Pad NA QFN package pad; connection to DV_SS recommended.
6
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: MSP430G2955 MSP430G2855 MSP430G2755