CD54HC4051_15 Datasheet, PDF (6/45 Pages) Texas Instruments – High-Speed CMOS Logic Analog Multiplexers and Demultiplexers

CD54HC4051, CD74HC4051
CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052
CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053
SCHS122K – NOVEMBER 1997 – REVISED SEPTEMBER 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)⁽¹⁾
V_CC – V_EE DC supply voltage
V_CC
DC supply voltage
V_EE
DC supply voltage
I_IK
DC input diode current
I_OK
DC switch diode current
DC switch current⁽²⁾
I_CC
I_EE
T_JMAX
T_LMAX
T_stg
DC V_CC or ground current
DC V_EE current
Maximum junction temperature
Maximum lead temperature
Storage temperature
V_I < – 0.5 V or V_I > V_CC + 0.5 V
V_I < V_EE – 0.5 V or V_I > V_CC + 0.5 V
V_I > V_EE – 0.5 V or V_I < V_CC + 0.5 V
Soldering 10 s
MIN
MAX
–0.5
10.5
–0.5
7
0.5
–7
±20
±20
±25
±50
–20
150
300
–65
150
UNIT
V
V
V
mA
mA
mA
mA
mA
°C
°C
°C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages referenced to GND unless otherwise specified.
6.2 ESD Ratings
V_(ESD) Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins⁽¹⁾
Charged device model (CDM), per JEDEC specification JESD22-C101, all
pins ⁽²⁾
VALUE
±500
±1000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
UNIT
V
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)⁽¹⁾
V_CC
V_CC –
V_EE
V_EE
V_I
V_IS
T_A
t_r, t_f
Supply voltage range
(T_A = full package temperature
range) ⁽²⁾
Supply voltage range
(T_A = full package temperature range)
Supply voltage range
(T_A = full package temperature
range) ⁽³⁾
DC input control voltage
Analog switch I/O voltage
Operating temperature
Input rise and fall times
CD54 and 74HC types
CD54 and 74HCT types
CD54 and 74HC types, CD54 and 74HCT
types (see Figure 1)
CD54 and 74HC types, CD54 and 74HCT
types (see Figure 2)
2V
4.5 V
6V
MIN NOM MAX UNIT
2
6
V
4.5
5.5
2
10 V
0
GND
V_EE
–55
0
0
0
–6 V
V_CC V
V_CC V
125 °C
1000
500 ns
400
(1) For maximum reliability, nominal operating conditions must be selected so that operation is always within the ranges specified in the
Recommended Operating Conditions table.
(2) All voltages referenced to GND unless otherwise specified.
(3) In certain applications, the external load resistor current may include both V_CC and signal line components. To avoid drawing V_CC
current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed
0.6 V (calculated from r_ON values shown in Electrical Specifications table). No V_CC current will flow through R_L if the switch current flows
into terminal 3 on the HC and HCT4051; terminals 3 and 13 on the HC and HCT4052; terminals 4, 14, and 15 on the HC and HCT4053.
6
Submit Documentation Feedback
Copyright © 1997–2015, Texas Instruments Incorporated
Product Folder Links: CD54HC4051 CD74HC4051 CD54HCT4051 CD74HCT4051 CD54HC4052 CD74HC4052
CD54HCT4052 CD74HCT4052 CD54HC4053 CD74HC4053 CD54HCT4053 CD74HCT4053