ADC12D800RFIUT Datasheet, PDF (55/84 Pages) Texas Instruments – 12-Bit, 1.6/1.0 GSPS RF Sampling ADC

ADC12D500RF, ADC12D800RF
www.ti.com
SNAS502E – JULY 2011 – REVISED MARCH 2013
of each Data cell. Setup and hold times for this transition, t_SU and t_H, may also be found in Converter
Electrical Characteristics AC Electrical Characteristics. The DCLK-to-Data phase relationship may be
selected via the DDRPh Pin in Non-ECM (see Dual Data Rate Phase Pin (DDRPh)) or the DPS bit in the
Configuration Register (Addr: 0h; Bit: 14) in ECM. Note that for DDR Mode, the 1:2 Demux Mode is not
available.
Data
DCLK
0° Mode
DCLK
90° Mode
Figure 6-3. DDR DCLK-to-Data Phase Relationship
For SDR, the DCLK frequency is the same as the data rate and data is sent to the outputs on a single
edge of DCLK; see Figure 6-4. The Data may transition on either the rising or falling edge of DCLK. Any
offset from this timing is t_OSK; see Converter Electrical Characteristics AC Electrical Characteristics for
details. The DCLK rising / falling edge may be selected via the SDR bit in the Configuration Register
(Addr: 0h; Bit: 2) in ECM only.
Data
DCLK
SDR Rising
DCLK
SDR Falling
Figure 6-4. SDR DCLK-to-Data Phase Relationship
6.3.2.2 LVDS Output Differential Voltage
The ADC12D800/500RF is available with a selectable higher or lower LVDS output differential voltage.
This parameter is V_OD and may be found in Converter Electrical Characteristics Digital Control and Output
Pin Characteristics. The desired voltage may be selected via the OVS Bit (Addr: 0h, Bit 13). For many
applications, in which the LVDS outputs are very close to an FPGA on the same board, for example, the
lower setting is sufficient for good performance; this will also reduce the possibility for EMI from the LVDS
outputs to other signals on the board. See Register Definitions for more information.
6.3.2.3 LVDS Output Common-Mode Voltage
The ADC12D800/500RF is available with a selectable higher or lower LVDS output common-mode
voltage. This parameter is V_OS and may be found in Converter Electrical Characteristics Digital Control
and Output Pin Characteristics. See LVDS Output Common-mode Pin (VBG) for information on how to
select the desired voltage.
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ADC12D500RF ADC12D800RF
Functional Description
55