TMS320F241_13 Datasheet, PDF (50/122 Pages) Texas Instruments – DSP CONTROLLERS

TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064D − DECEMBER 1997 − REVISED FEBRUARY 2006
event-manager (EV2) module
The event-manager module includes general-purpose (GP) timers, full compare/PWM units, capture units, and
quadrature-encoder pulse (QEP) circuits. Figure 10 shows the functions of the event manager.
Data Bus
24x DSP Core
ADDR Bus Reset INT2,3,4 Clock
16
16
16
EV Control Registers
and Control Logic
ADC Start of
Conversion
16
16
16
16
16
16
16
16
GP Timer 1
Compare
GP Timer 1
Full-Compare
Units
GP Timer 2
Compare
GP Timer 2
16
16
MUX
Capture Units
Output
Logic
Prescaler
T1CON[4,5]
T1CON[8,9,10]
SVPWM
3
State
3 Deadband
3 Output
Machine
Units
Logic
Output
Logic
T2CON[4,5]
TDIR
Prescaler
T2CON[8,9,10]
DIR
Clock
QEP
Circuit
2
CAPCON[14,13]
2
2
T1CMP/
T1PWM
TDIR
TCLKIN
CLKOUT
PWM1
PWM6
T2CMP/
T2PWM
TCLKIN
CLKOUT
CAP1/QEP0
CAP2/QEP1
CAP3
Figure 10. Event-Manager Block Diagram
50
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443