English
Language : 

THS5671A_09 Datasheet, PDF (5/33 Pages) Texas Instruments – 14-BIT, 125 MSPS, CommsDAC DIGITAL-to-ANALOG COVERTER
THS5671A
14ĆBIT, 125 MSPS, CommsDAC
DIGITALĆTOĆANALOG CONVERTER
SLAS201A − DECEMBER 1999 − REVISED SEPTEMBER 2002
electrical characteristics over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, IOUTFS = 20 mA, differential transformer coupled output, 50 Ω doubly terminated load
(unless otherwise noted)
ac specifications
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
Analog output
fCLK
Maximum output update rate
ts(DAC)
tpd
GE
tr(IOUT)
tf(IOUT)
Output settling time to 0.1%†
Output propagation delay
Glitch energy‡
Output rise time 10% to 90%†
Output fall time 90% to 10%†
Output noise
AC linearity§
DVDD = 4.5 V to 5.5 V
DVDD = 3 V to 3.6 V
Worst case LSB transition (code 8191 − code 8192)
IOUTFS = 20 mA
IOUTFS = 2 mA
100 125
70 100
35
1
5
1
1
15
10
MSPS
ns
ns
pV-s
ns
ns
pA/√HZ
fCLK = 25 MSPS, fOUT = 1 MHz, TA = 25°C
−74
THD
Total harmonic distortion
fCLK = 50 MSPS, fOUT = 1 MHz, TA = −40°C to 85°C
fCLK = 50 MSPS, fOUT = 2 MHz, TA = 25°C
−73 −66
dBc
−71
fCLK = 100 MSPS, fOUT = 2 MHz, TA = 25°C
−71
fCLK = 25 MSPS, fOUT = 1 MHz, TA = 25°C
82
fCLK = 50 MSPS, fOUT= 1 MHz, TA = −40°C to 85°C
68
SFDR
Spurious free dynamic range to
Nyquist
fCLK = 50 MSPS, fOUT = 1 MHz, TA = 25°C
fCLK = 50 MSPS, fOUT = 2.51 MHz, TA = 25°C
fCLK = 50 MSPS, fOUT = 5.02 MHz, TA = 25°C
fCLK = 50 MSPS, fOUT = 20.2 MHz, TA = 25°C
fCLK = 100 MSPS, fOUT = 5.04 MHz, TA = 25°C
82
dBc
75
74
57
70
dBc
fCLK = 100 MSPS, fOUT = 20.2 MHz, TA = 25°C
66
dBc
fCLK = 100 MSPS, fOUT = 40.4 MHz, TA = 25°C
63
dBc
Spurious free dynamic range
within a window
fCLK = 50 MSPS, fOUT = 1 MHz, TA= 25°C,1 MHz span
fCLK = 50 MSPS, fOUT = 5.02 MHz, 2 MHz span
90
89
dBc
fCLK = 100 MSPS, fOUT= 5.04 MHz, 4 MHz span
89
† Measured single ended into 50 Ω load at IOUT1.
‡ Single-ended output IOUT1, 50 Ω doubly terminated load.
§ Measured with a 50%/50% duty cycle (high/low percentage of the clock). Optimum ac linearity is obtained when limiting the duty cycle to a range
from 45%/55% to 55%/45%.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
5