LM3S5632 Datasheet, PDF (496/825 Pages) Texas Instruments – Stellaris® LM3S5632 Microcontroller

Universal Asynchronous Receivers/Transmitters (UARTs)
Note: The UART must be disabled (see the UARTEN bit in the UARTCTL register on page 508)
before any of the control registers are reprogrammed. When the UART is disabled during
a TX or RX operation, the current transaction is completed prior to the UART stopping.
Table 13-2. UART Register Map
Offset Name
Type
0x000 UARTDR
0x004 UARTRSR/UARTECR
0x018 UARTFR
0x020 UARTILPR
0x024 UARTIBRD
0x028 UARTFBRD
0x02C UARTLCRH
0x030 UARTCTL
0x034 UARTIFLS
0x038 UARTIM
0x03C UARTRIS
0x040 UARTMIS
0x044 UARTICR
0x048 UARTDMACTL
0xFD0 UARTPeriphID4
0xFD4 UARTPeriphID5
0xFD8 UARTPeriphID6
0xFDC UARTPeriphID7
0xFE0 UARTPeriphID0
0xFE4 UARTPeriphID1
0xFE8 UARTPeriphID2
0xFEC UARTPeriphID3
0xFF0 UARTPCellID0
0xFF4 UARTPCellID1
0xFF8 UARTPCellID2
0xFFC UARTPCellID3
R/W
R/W
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
W1C
R/W
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
0x0000.0000
0x0000.0000
0x0000.0090
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0300
0x0000.0012
0x0000.0000
0x0000.000F
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0000
0x0000.0011
0x0000.0000
0x0000.0018
0x0000.0001
0x0000.000D
0x0000.00F0
0x0000.0005
0x0000.00B1
Description
UART Data
UART Receive Status/Error Clear
UART Flag
UART IrDA Low-Power Register
UART Integer Baud-Rate Divisor
UART Fractional Baud-Rate Divisor
UART Line Control
UART Control
UART Interrupt FIFO Level Select
UART Interrupt Mask
UART Raw Interrupt Status
UART Masked Interrupt Status
UART Interrupt Clear
UART DMA Control
UART Peripheral Identification 4
UART Peripheral Identification 5
UART Peripheral Identification 6
UART Peripheral Identification 7
UART Peripheral Identification 0
UART Peripheral Identification 1
UART Peripheral Identification 2
UART Peripheral Identification 3
UART PrimeCell Identification 0
UART PrimeCell Identification 1
UART PrimeCell Identification 2
UART PrimeCell Identification 3
See
page
497
499
501
503
504
505
506
508
510
512
514
515
516
518
519
520
521
522
523
524
525
526
527
528
529
530
13.6
Register Descriptions
The remainder of this section lists and describes the UART registers, in numerical order by address
offset.
496
November 17, 2011
Texas Instruments-Production Data