SM320C6712-EP Datasheet, PDF (46/109 Pages) Texas Instruments – FLOATING-POINT DIGITAL SIGNAL PROCESSORS

SM320C6712ĆEP, SM320C6712CĆEP, SM320C6712DĆEP
FLOATINGĆPOINT DIGITAL SIGNAL PROCESSORS
SGUS055 − SEPTEMBER 2004
clock PLL [C6712 only] (continued)
3.3V
PLLV
CLKMODE0
CLKIN
PLLMULT
PLL
PLLCLK
CLKIN
LOOP FILTER
Internal to C6712
1
CPU
0
CLOCK
NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF terminal to the PLLG terminal.
B. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.
Figure 9. External PLL Circuitry for x1 (Bypass) Mode Only [C6712]
Table 29. C6712 PLL Component Selection Table
CLKMODE
CLKIN
RANGE
(MHz)
CPU CLOCK
FREQUENCY
(CLKOUT1)
RANGE (MHz)
CLKOUT2
RANGE
(MHz)
R1 [±1%]
(Ω)
C1 [±10%]
(nF)
C2 [±10%]
(pF)
TYPICAL
LOCK TIME
(µs)†
x4
16.3−37.5
65−150
32.5−75
60.4
27
560
75
† _{Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the}
typical lock time is specified as 100 µs, the maximum value may be as long as 250 µs.
46
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443