English
Language : 

LM3S9DN5_15 Datasheet, PDF (41/1391 Pages) Texas Instruments – Stellaris LM3S9DN5 Microcontroller
Stellaris® LM3S9DN5 Microcontroller
Table 1. Revision History (continued)
Date
Revision Description
■ In EPI chapter:
– Clarified table "Capabilities of Host Bus 8 and Host Bus 16 Modes".
– Corrected bit and register resets for FREQ (Frequency Range) in EPI SDRAM Configuration
(EPISDRAMCFG) register.
– Corrected bit and register resets for MAXWAIT (Maximum Wait) in EPI Host-Bus 8 Configuration
(EPIHB8CFG) and EPI Host-Bus 16 Configuration (EPIHB16CFG) registers. Also clarified
bit descriptions in these registers.
– Corrected bit definitions for the EPSZ and ERSZ bits in the EPI Address Map (EPIADDRMAP)
register.
– Corrected size of COUNT bit field in EPI Read FIFO Count (EPIRFIFOCNT) register.
■ In Timer chapter, clarified timer modes and interrupts.
■ In ADC chapter, added "ADC Input Equivalency Diagram".
■ In UART chapter, clarified interrupt behavior.
■ In SSI chapter, corrected SSIClk in the figure "Synchronous Serial Frame Format (Single Transfer)"
and clarified behavior of transmit bits in interrupt registers.
■ In I2C chapter, corrected bit and register reset values for IDLE bit in I2C Master Control/Status
(I2CMCS) register.
■ In USB chapter:
– Clarified that when the USB module is in operation, MOSC must be provided with a clock source,
and the system clock must be at least 30 MHz.
– Removed MULTTRAN bit from USB Transmit Hub Address Endpoint n (USBTXHUBADDRn)
and USB Receive Hub Address Endpoint n (USBRXHUBADDRn) registers.
– Corrected description for the USB Device RESUME Interrupt Mask (USBDRIM) register.
■ In Analog Comparators chapter, clarified internal reference programming.
■ In PWM chapter, clarified PWM Interrupt Enable (PWMINTEN) register description.
■ In Signal Tables chapter, clarified VDDC and LDO pin descriptions.
■ In Electrical Characteristics chapter:
– In Maximum Ratings table, deleted parameter "Input voltage for a GPIO configured as an analog
input".
– In Recommended DC Operating Conditions table, corrected values for IOH parameter.
– In JTAG Characteristics, table, corrected values for parameters "TCK clock Low time" and "TCK
clock High time".
– In LDO Regulator Characteristics table, added clarifying footnote to CLDO parameter.
– In System Clock Characteristics with ADC Operation table, added clarifying footnote to Fsysadc
parameter.
– Added "System Clock Characteristics with USB Operation" table.
– In Sleep Modes AC Characteristics table, split parameter "Time to wake from interrupt" into
sleep mode and deep-sleep mode parameters.
July 03, 2014
41
Texas Instruments-Production Data