|
SN74HC109NSR Datasheet, PDF (4/19 Pages) Texas Instruments – DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |||
|
◁ |
SN54HC109, SN74HC109
DUAL JÄK POSITIVEÄEDGEÄTRIGGERED
FLIPÄFLOPS WITH CLEAR AND PRESET
SCLS470A â MARCH 2003 â REVISED OCTOBER 2003
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VOH
VOL
II
ICC
Ci
VI = VIH or VIL
IOH = â20 µA
IOH = â4 mA
IOH = â5.2 mA
VI = VIH or VIL
VI = VCC or 0
VI = VCC or 0,
IOL = 20 µA
IOL = 4 mA
IOL = 5.2 mA
IO = 0
VCC
2V
4.5 V
6V
4.5 V
6V
2V
4.5 V
6V
4.5 V
6V
6V
6V
2 V to 6 V
TA = 25°C
MIN TYP MAX
1.9 1.998
4.4 4.499
5.9 5.999
3.98 4.3
5.48 5.8
0.002 0.1
0.001 0.1
0.001 0.1
0.17 0.26
0.15 0.26
±0.1 ±100
4
3
10
SN54HC109
MIN MAX
1.9
4.4
5.9
3.7
5.2
0.1
0.1
0.1
0.4
0.4
±1000
80
10
SN74HC109
MIN MAX
1.9
4.4
5.9
3.84
5.34
0.1
0.1
0.1
0.33
0.33
±1000
40
10
UNIT
V
V
nA
µA
pF
timing requirements over recommended operating free-air temperature range (unless otherwise
noted)
fclock Clock frequency
tw
Pulse duration
PRE or CLR low
CLK high or low
tsu
Setup time before CLKâ
Data (J, K)
PRE or CLR inactive
th
Hold time
Data after CLKâ
VCC
2V
4.5 V
6V
2V
4.5 V
6V
2V
4.5 V
6V
2V
4.5 V
6V
2V
4.5 V
6V
2V
4.5 V
6V
TA = 25°C
MIN MAX
6
31
36
100
20
17
80
16
14
100
20
17
25
5
4
0
0
0
SN54HC109
MIN MAX
4.2
21
25
150
30
25
120
24
20
150
30
25
40
8
7
0
0
0
SN74HC109
MIN MAX
5
25
29
125
25
21
100
20
17
125
25
21
30
6
5
0
0
0
UNIT
MHz
ns
ns
ns
4
⢠POST OFFICE BOX 655303 DALLAS, TEXAS 75265
|
▷ |