English
Language : 

LP38692MP-3.3 Datasheet, PDF (4/28 Pages) Texas Instruments – 1A Low Dropout CMOS Linear Regulators Stable with Ceramic Output Capacitors
LP38690, LP38692
SNVS322J – DECEMBER 2004 – REVISED APRIL 2013
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range.
Unless otherwise specified: VIN = VOUT + 1V, CIN = COUT = 10 µF, ILOAD = 10mA. Min/Max limits are specified through testing,
statistical correlation, or design.
Symbol
Parameter
Conditions
Min
Typ (1)
Max
Units
IQ
IL(MIN)
IFB
PSRR
Quiescent Current
Minimum Load Current
Foldback Current Limit
Ripple Rejection
VIN ≤ 10V, IL =100 µA - 1A
VEN ≤ 0.4V, (LP38692 Only)
VIN - VO ≤ 4V
VIN - VO > 5V
VIN - VO < 4V
VIN = VO + 2V(DC), with 1V(p-p) /
120Hz Ripple
55
100
0.001
1
µA
100
450
mA
1500
55
dB
TSD
TSD (HYST)
Thermal Shutdown Activation
(Junction Temp)
Thermal Shutdown Hysteresis
(Junction Temp)
160
°C
10
en
VO (LEAK)
VEN
IEN
Output Noise
Output Leakage Current
Enable Voltage (LP38692 Only)
Enable Pin Leakage
BW = 10Hz to 10kHz
VO = 3.3V
VO = VO(NOM) + 1V @ 10VIN
Output = OFF
Output = ON, VIN = 4V
Output = ON, VIN = 6V
Output = ON, VIN = 10V
VEN = 0V or 10V, VIN = 10V
0.7
µV/√Hz
0.5
12
µA
0.4
1.8
V
3.0
4.0
-1
0.001
1
µA
BLOCK DIAGRAMS
VIN
P-FET
N/C
GND
-
ENABLE
+
LOGIC
THERMAL
SHUTDOWN
1.25V
REFERENCE
MOSFET
DRIVER
FOLDBACK
CURRENT
LIMITING
P-FET
VOUT
SNS
R1
R2
Figure 5. LP38690 Functional Diagram (WSON)
4
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LP38690 LP38692