English
Language : 

MSP430F543XA_12 Datasheet, PDF (39/104 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
MSP430F543xA, MSP430F541xA
www.ti.com
SLAS655B – JANUARY 2010 – REVISED OCTOBER 2010
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
Voltage applied at VCC to VSS
Voltage applied to any pin (excluding VCORE)(2)
Diode current at any device pin
Storage temperature range, Tstg (3)
Maximum junction temperature, TJ
–0.3 V to 4.1 V
–0.3 V to VCC + 0.3 V
±2 mA
–55°C to 105°C
95°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages referenced to VSS. VCORE is for internal device usage only. No external DC loading or voltage should be applied.
(3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow
temperatures not higher than classified on the device label on the shipping boxes or reels.
Thermal Packaging Characteristics
qJA
Junction-to-ambient thermal resistance, still air
qJC
Junction-to-case thermal resistance
Low-K board (JESD51-3)
High-K board (JESD51-7)
QFP (PZ)
QFP (PN)
BGA (ZQW)
QFP (PZ)
QFP (PN)
BGA (ZQW)
QFP (PZ)
QFP (PN)
BGA (ZQW)
VALUE
50.1
57.9
60
40.8
37.9
42
8.9
10.3
8
UNIT
°C/W
°C/W
Recommended Operating Conditions
VCC
VSS
TA
TJ
CVCORE
CDVCC/C
VCORE
fSYSTEM
Supply voltage during program execution and flash programming
(AVCC = DVCC1/2/3/4 = DVCC) (1)
Supply voltage (AVSS = DVSS1/2/3/4 = DVSS)
Operating free-air temperature
Operating junction temperature
Recommended capacitor at VCORE
I version
I version
Capacitor ratio of DVCC to VCORE
Processor frequency (maximum MCLK
frequency)(2) (3) (see Figure 1)
PMMCOREVx = 0, 1.8 V ≤ VCC ≤ 3.6 V
PMMCOREVx = 1, 2.0 V ≤ VCC ≤ 3.6 V
PMMCOREVx = 2, 2.2 V ≤ VCC ≤ 3.6 V
PMMCOREVx = 3, 2.4 V ≤ VCC ≤ 3.6 V
MIN NOM MAX UNIT
1.8
3.6 V
0
–40
–40
470
V
85 °C
85 °C
nF
10
0
8.0
0
12.0
MHz
0
20.0
0
25.0
(1) It is recommended to power AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be
tolerated during power up and operation.
(2) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the
specified maximum frequency.
(3) Modules may have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
39