English
Language : 

AMC7836 Datasheet, PDF (39/88 Pages) Texas Instruments – AMC7836 High-Density, 12-Bit Analog Monitor and Control Solution With Multichannel ADC, Bipolar DACs, Temperature Sensor, and GPIO Ports
www.ti.com
AMC7836
SLAS986C – NOVEMBER 2014 – REVISED APRIL 2016
7.4 Device Functional Modes
The sixteen DACs in the AMC7836 device are split into four groups, each with four DACs. The output range and
clamp voltage for each DAC group is set independently which enables the device to operate in one of the
following modes:
• All-positive DAC range mode
• All-negative DAC range mode
• Mixed DAC range mode
7.4.1 All-Positive DAC Range Mode
In the AMC7836 all-positive DAC range mode, each of the four DAC groups is set to a positive voltage output
range (0 to 5 V or 0 to 10 V).
Because the maximum DAC output for each group cannot exceed the common AVCC voltage for the device
(AVCC = AVCC_AB = AVCC_CD), a DAC group in the 0 to 10 V output range forces the AVCC voltage to a value
greater or equal to 10 V even if the remaining DAC groups are set in the 0 to 5 V range. If all DAC groups are
set in the 0 to 5 V range the AVCC voltage can be set to a value as low as 5 V.
The minimum DAC output for each group cannot be lower than the AVSS voltage but because the minimum DAC
output is 0 V in the all-positive DAC range mode, all of the AVSS pins (AVEE, AVSSB, AVSSC, and AVSSD) as well
as the device thermal pad can be tied to AGND thus simplifying the board design. Table 5 lists the typical
configurations for this mode.
PIN
AVDD
DVDD
IOVDD
AVCC_AB, AVCC_CD
AVEE
AVSSB, AVSSC, AVSSD
Thermal Pad
Table 5. All-positive DAC Range Mode Typical Configuration
NOTES
TYPICAL CONNECTION
5V
DVDD must be equal to AVDD.
IOVDD must be equal to or less than DVDD.
The AVCC_AB and AVCC_CD pins must be tied
to the same potential (AVCC).
AVCC must be greater or equal than the
maximum possible output voltage for any of
the sixteen DACs.
5V
1.8 V to 5 V
AVCC ≥ 5 V
AVCC ≥ 10 V
AGND
AGND
AGND
After power-on or a reset event the output range for each DAC group is set automatically by the voltage present
on the corresponding AVSS pin. In the all-positive DAC range mode all AVSS pins are connected to AGND and
consequently all four DAC groups will initialize by default to the 0 to 5 V range. The output for any of the DAC
groups can be modified to the 0 to 10 V range after initialization by setting the corresponding DAC range register
(address 0x1E to 0x1F) to 110b.
In addition to setting the default output range, the AVSS pins also set the clamp voltage for each DAC group.
Because the clamp voltage is only dependent on the voltage in the AVSS pin, changes to the DAC range
registers do not affect the clamp setting. With the AVSS pins connected to AGND, the clamp voltage for all
sixteen DACs is 0 V.
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: AMC7836
Submit Documentation Feedback
39