DAC34H84 Datasheet, PDF (36/80 Pages) Texas Instruments – Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter (DAC)

DAC34H84
SLAS751A – MARCH 2011 – REVISED JUNE 2011
Register name: config26 – Address: 0x1A, Default: 0x0020
www.ti.com
Register
Name
config26
Address
0x1A
Bit
15:10
9
8
7
6
5
4
Name
pll_vco(5:0)
Reserved
Reserved
bias_sleep
tsense_sleep
pll_sleep
clkrecv_sleep
3
sleepA
2
sleepB
1
sleepC
0
sleepD
Function
VCO frequency coarse tuning bits.
Reserved for factory use.
Reserved for factory use.
When set, the bias amplifier is put into sleep mode.
Turns off the temperature sensor when asserted.
When set, the PLL is put into sleep mode.
When asserted the clock input receiver gets put into sleep mode. This affects the
OSTR receiver as well.
When set, the DACA is put into sleep mode.
When set, the DACB is put into sleep mode.
When set, the DACC is put into sleep mode.
When set, the DACD is put into sleep mode.
Register name: config27 – Address: 0x1B, Default: 0x0000
Default
Value
000000
0
0
0
0
1
0
0
0
0
0
Register
Name ^Address
Bit
Name
config27 0x1B
15 extref_ena
14 Reserved
13 Reserved
12 Reserved
11 fuse_sleep
10 Reserved
9
Reserved
8
Reserved
7
Reserved
6
Reserved
5:0 atest
Function
Allows the device to use an external reference or the internal reference.
0: Internal reference
1: External reference
Reserved for factory use.
Reserved for factory use.
Reserved for factory use.
Put the fuses to sleep when set high.
Note: Default value is ‘0’. Must be set to ‘1’ for proper operation
Reserved for factory use.
Reserved for factory use.
Reserved for factory use.
Reserved for factory use.
Reserved for factory use.
ATEST mode allows the user to check for the internal die voltages to ensure the
supply voltages are within the range. When ATEST mode is programmed, the
internal die voltages can be measured at the TXENA pin. The TXENA pin (N9) must
be floating without any pull-up or pull-down resistors.
In ATEST mode, the TXENA and sif_txenable logics are bypassed, and output will
be active at all time.
Config27, bit<5:0>
Description
Expected Nominal Voltage
001110
DACA AVSS
0V
001111
DACA DVDD
1.2V
010000
DACA AVDD
3.3V
010110
DACB AVSS
0V
010111
DACB DVDD
1.2V
011000
DACB AVDD
3.3V
011110
DACC AVSS
0V
011111
DACC DVDD
1.2V
100000
DACC AVDD
3.3V
100110
DACD AVSS
0V
100111
DACD DVDD
1.2V
101000
DACD AVDD
3.3V
110000
1.2VDIG
1.2V
000101
1.2VCLK
1.2V
Default
Value
0
0
0
0
0
0
0
0
0
0
000000
36
Copyright © 2011, Texas Instruments Incorporated