English
Language : 

DLPA2005 Datasheet, PDF (35/55 Pages) Texas Instruments – Power Management and LED/Lamp Driver IC
www.ti.com
DLPA2005
DLPS047B – SEPTEMBER 2014 – REVISED OCTOBER 2015
FIELD NAME
TIMING
Table 27. Timing Register VOFS, VBIAS, VRST, and RESETZ Bit Definitions
BIT
[119:112]
119:116
115:112
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
BIT DEFINITION
VOFS/RESETZ_DELAY<3:0> (for values see min and max delay)
VBIAS/VRST_DELAY<3:0> (for values see min and max delay)
Min Delay (μs)
Max Delay (μs)
4.0
4.4
8.0
8.9
16.0
17.8
32.0
35.5
64.0
71.1
128.0
142.2
256.0
284.4
512.0
569.0
6.2
7.1
12.4
14.2
24.9
28.4
49.8
56.9
99.5
113.8
199.1
227.6
398.3
455.2
1024.2
1138.0
DATA BIT
FIELD NAME
READ/WRITE
RESET VALUE
FIELD NAME
PASSWORD
D7
R/W
0
BIT
[135:128]
Table 28. Password Register
D6
D5
R/W
R/W
0
0
135:128
REGISTER = 10h
D4
D3
D2
D1
D0
PASSWORD [135:128]
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
BIT DEFINITION
USER PASSWORD (0xBAh + 0xBEh) Disable (0x00h)
Once set, register 11h can be written.
HEX
00
Table 29. System Configuration Register
REGISTER = 11h
DATA BIT
D7
D6
D5
D4
D3
D2
D1
D0
HEX
FIELD NAME
SYSTEM [143:136]
READ/WRITE
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RESET VALUE
0
0
0
0
0
0
0
0
00
FIELD NAME
SYSTEM
Table 30. System Configuration Register Bit Definitions
BIT
[143:136]
143:139
138
137
136
BIT DEFINITION
TBD
EEPROM_PROGRAM
Program scratch pad values to EEPROM
DIRECT_MODE
Allows direct control of switches through SW CONTROL REGISTER
TBD
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: DLPA2005
Submit Documentation Feedback
35