ADC07D1520 Datasheet, PDF (33/53 Pages) Texas Instruments – Low Power, 7-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter

ADC07D1520
Addr: 2h (0010b)
I-Channel Offset
Write only (0x007F)
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
(MSB)
Offset Value
(LSB) Sign 1 1 1 1 1 1 1
Bits 15:8
Bit 7
Bit 6:0
Offset Value. The input offset of the I-channel ADC is adjusted linearly and monotonically by the value in
this field. 00h provides a nominal value of zero offset, while FFh provides a nominal value of 45 mV of
offset. Thus, each code step provides 0.176 mV of offset.
POR State: 0000 0000 b
Sign bit. 0b gives positive offset, 1b gives negative offset, resulting in total offset adjustment of ±45 mV.
POR State: 0b
Must be set to 1b
Addr: 3h (0011b)
I-Channel Full-Scale Voltage Adjust
Write only (0x807F)
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
(MSB)
Adjust Value
(LSB) 1 1 1 1 1 1 1
Bit 15:7
Bits 6:0
Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the I-channel is adjusted linearly
and monotonically with a 9 bit data value. The adjustment range is ±20% of the nominal 700 mV_P-P
differential value.
0000 0000 0
560mV_P-P
1000 0000 0 Default Value
700mV_P-P
1111 1111 1
840mV_P-P
For best performance, it is recommended that the value in this field be limited to the range of 0110 0000
0b to 1110 0000 0b, i.e., limit the amount of adjustment to ±15%. The remaining ±5% headroom allows
for the ADC's own full scale variation. A gain adjustment does not require ADC re-calibration.
POR State: 1000 0000 0b (no adjustment)
Must be set to 1b
Copyright © 1999-2012, Texas Instruments Incorporated
33