English
Language : 

LM3S1R21 Datasheet, PDF (327/947 Pages) Texas Instruments – Stellaris® LM3S1R21 Microcontroller
Stellaris® LM3S1R21 Microcontroller
Bit/Field
15:13
Name
PORT
12:10
PIN
9
POL
8
EN
7:2
reserved
1
DBG1
0
DBG0
January 21, 2012
Type
R/W
R/W
R/W
R/W
RO
R/W
R/W
Reset
0x7
Description
Boot GPIO Port
This field selects the port of the GPIO port pin that enables the ROM
boot loader at reset.
Value Description
0x0 Port A
0x1 Port B
0x2 Port C
0x3 Port D
0x4 Port E
0x5 Port F
0x6 Port G
0x7 Port H
0x7
Boot GPIO Pin
This field selects the pin number of the GPIO port pin that enables the
ROM boot loader at reset.
Value Description
0x0 Pin 0
0x1 Pin 1
0x2 Pin 2
0x3 Pin 3
0x4 Pin 4
0x5 Pin 5
0x6 Pin 6
0x7 Pin 7
0x1
0x1
0x3F
1
0x0
Boot GPIO Polarity
When set, this bit selects a high level for the GPIO port pin to enable
the ROM boot loader at reset. When clear, this bit selects a low level
for the GPIO port pin.
Boot GPIO Enable
Clearing this bit enables the use of a GPIO pin to enable the ROM Boot
Loader at reset. When this bit is set, the contents of address
0x0000.0004 are checked to see if the Flash memory has been
programmed. If the contents are not 0xFFFF.FFFF, the core executes
out of Flash memory. If the Flash has not been programmed, the core
executes out of ROM.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Debug Control 1
The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
Debug Control 0
The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
327
Texas Instruments-Production Data