English
Language : 

ADS9110 Datasheet, PDF (31/62 Pages) Texas Instruments – 18-Bit, 2-MSPS, 15-mW, SAR ADC
www.ti.com
ADS9110
SBAS629A – OCTOBER 2015 – REVISED OCTOBER 2015
7.5.3 Data Transfer Protocols
The device features a multiSPI interface that allows the host controller to operate at slower SCLK speeds and
still achieve the required cycle time with a faster response time. The multiSPI interface module offers two options
to reduce the SCLK speed required for data transfer:
1. An option to increase the width of the output data bus
2. An option to enable double data rate (DDR) transfer
These two options can be combined to achieve further reduction in SCLK speed.
Figure 51 shows the delays between the host controller and the device in a typical serial communication.
Device
SCLK
Digital Isolator
(Optional)
tpcb_CK
Host Controller
SCLK
td_ckdo
SDO-0
td_ISO
td_ISO
tpcb_SDO
tsu_h
SDI
Figure 51. Delays in Serial Communication
The total delay in the path is given by Equation 11:
td_total_serial tpcb_CK td_iso td_ckdo td_iso tpcb_SDO tsu_h
(11)
In a standard SPI protocol, the host controller and the device launch and capture data bits on alternate SCLK
edges. Therefore, the td_total_serial delay must be kept less than half of the SCLK duration. Equation 12 shows the
fastest clock allowed by the SPI protocol.
fclk-SPI
d
1
2 u td_total-serial
(12)
Larger values of the td_total_serial delay restrict the maximum SCLK speed for the SPI protocol, resulting in higher
read and response times, and can increase cycle times. To remove this restriction on the SCLK speed, the
multiSPI interface module supports an ADC-master or source-synchronous mode of operation.
Device
SCLK
Digital Isolator
(Optional)
tpcb_CK
Host Controller
SCLK
td_ckdo
td_ckstr
SDO-0
toff_strdo
td_ISO
td_ISO
tpcb_SDO
SDI
tsu_h
RVS
td_ISO
tpcb_RVS
Figure 52. Delays in Source-Synchronous Communication
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: ADS9110
Submit Documentation Feedback
31