TAS6424L-Q1 Datasheet, PDF (26/65 Pages) Texas Instruments – 27-W, 2-MHz Digital Input 4-Channel Automotive Class-D Audio Amplifier With Load-Dump Protection and I2C Diagnostics

TAS6424L-Q1
SLOS809 – MARCH 2017
www.ti.com
9.5.2 I²C Bus Protocol
The device has a bidirectional serial-control interface that is compatible with the Inter IC (I²C) bus protocol and
supports 100 kbps and 400 kbps data transfer rates for random and sequential write and read operations. The
TAS6424L-Q1 device is a slave-only device that does not support a multimaster bus environment or wait-state
insertion. The control interface is used to program the registers of the device and to read device status.
The I²C bus uses two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte (8-
bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is
acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master
device driving a start condition on the bus and ends with the master device driving a stop condition on the bus.
The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate a start and stop
conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop.
Normal data bit transitions must occur within the low time of the clock period. The master generates the 7-bit
slave address and the read/write (R/W) bit to open communication with another device and then wait for an
acknowledge condition. The device holds SDA LOW during the acknowledge-clock period to indicate an
acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is
addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals
via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and
SCL signals to set the HIGH level for the bus. The number of bytes that can be transmitted between start and
stop conditions is unlimited. When the last word transfers, the master generates a stop condition to release the
bus.
SDA
7-Bit Slave Address
R/
W
A
8-Bit Register Address (N)
A
8-Bit Register Data for
Address (N)
A
8-Bit Register Data for
Address (N)
A
7 6 5 43 2 10
7 6 5 43 2 10
7 6 5 43 2 10
7 6 5 43 2 10
SCL
Start
Stop
Figure 21. Typical I²C Sequence
SCL
t_w(H)
t_w(L)
t_r
t_f
t_su1
t_h1
SDA
Figure 22. SCL and SDA Timing
Use the I²C ADDRx pins to program the device slave address. Read and write data can be transmitted using
single-byte or multiple-byte data transfers.
26
Submit Documentation Feedback
Product Folder Links: TAS6424L-Q1
Copyright © 2017, Texas Instruments Incorporated