English
Language : 

TCA6408A Datasheet, PDF (24/35 Pages) Texas Instruments – LOW-VOLTAGE 8-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS
TCA6408A
SCPS192C – APRIL 2009– REVISED JULY 2009............................................................................................................................................................. www.ti.com
Power-On Reset Requirements
In the event of a glitch or data corruption, TCA6408A can be reset to its default conditions by using the power-on
reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This
reset also happens when the device is powered on for the first time in an application.
The two types of power-on reset are shown in Figure 17 and Figure 18.
VCC
Ramp-Up
Ramp-Down
Re-Ramp-Up
tTRR_GND
Time
Time to Re-Ramp
tRT
tFT
tRT
Figure 17. VCC is Lowered Below 0.2 V or 0 V and Then Ramped Up to VCC
VCC
Ramp-Down
VIN drops below POR levels
tTRR_VPOR50
Ramp-Up
Time to Re-Ramp
tFT
tRT
Time
Figure 18. VCC is Lowered Below the POR Threshold, Then Ramped Back Up to VCC
Table 2 specifies the performance of the power-on reset feature for TCA6408A for both types of power-on reset.
Table 2. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES AT TA = 25°C(1)
PARAMETER
MIN TYP MAX
tFT
tRT
tRR_GND
tRR_POR50
VCC_GH
tGW
VPORF
VPORR
Fall rate
Rise rate
Time to re-ramp (when VCC drops to GND)
Time to re-ramp (when VCC drops to VPOR_MIN – 50 mV)
Level that VCCP can glitch down to, but not cause a functional
disruption when VCCX_GW = 1 µs
Glitch width that will not cause a functional disruption when
VCCX_GH = 0.5 × VCCx
Voltage trip point of POR on falling VCC
Voltage trip point of POR on fising VCC
See Figure 17
See Figure 17
See Figure 17
See Figure 18
See Figure 19
See Figure 19
0.1
2000
0.1
2000
1
1
1.2
10
0.7
1.4
(1) Not tested. Specified by design.
UNIT
ms
ms
µs
µs
V
µs
V
V
24
Submit Documentation Feedback
Product Folder Link(s): TCA6408A
Copyright © 2009, Texas Instruments Incorporated