DS90UB913Q-Q1 Datasheet, PDF (24/70 Pages) Texas Instruments – 10- to 100-MHz, 10- and 12-Bit DC-Balanced FPD-Link III Serializer and Deserializer With Bidirectional Control Channel

DS90UB913Q-Q1, DS90UB914Q-Q1
SNLS420D – JULY 2012 – REVISED JULY 2015
www.ti.com
AC Timing Diagrams and Test Circuits (continued)
4
2
0
-2
-4
-6
-8
- 10
- 12
- 14
- 16
- 18
1.0E+04
1.0E+05
1.0E+06 1.0E+07
MODULATION FREQUENCY ( Hz)
Figure 22. Typical Serializer Jitter Transfer
Function at 100 MHz
0.65
0.60
0.55
0.50
0.45
1E+04
1E+05
1E+06
JITTER FREQUENCY (Hz)
1E+07
Figure 23. Typical Deserializer Input Jitter
Tolerance Curve at 1.4-Gbps Line Rate
Frequency
F_PCLK+
fdev (max)
fdev F_PCLK
F_PCLK-
1 / fmod
fdev (min)
Time
Figure 24. Spread Spectrum Clock Output Profile
24
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: DS90UB913Q-Q1 DS90UB914Q-Q1