LM3S3Z26 Datasheet, PDF (23/877 Pages) Texas Instruments – Stellaris® LM3S3Z26 Microcontroller

Stellaris^® LM3S3Z26 Microcontroller
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
UART LIN Timer (UARTLTIM), offset 0x098 ..................................................................... 628
UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... 629
UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... 630
UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... 631
UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... 632
UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... 633
UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... 634
UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ...................................... 635
UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ..................................... 636
UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................ 637
UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................ 638
UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................ 639
UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................ 640
Synchronous Serial Interface (SSI) ............................................................................................ 641
Register 1: SSI Control 0 (SSICR0), offset 0x000 .............................................................................. 656
Register 2: SSI Control 1 (SSICR1), offset 0x004 .............................................................................. 658
Register 3: SSI Data (SSIDR), offset 0x008 ...................................................................................... 660
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 661
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 663
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 664
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 665
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 667
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 669
Register 10: SSI DMA Control (SSIDMACTL), offset 0x024 ................................................................. 670
Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 671
Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 672
Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 673
Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 674
Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 675
Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 676
Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 677
Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 678
Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 679
Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 680
Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 681
Register 22: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 682
Inter-Integrated Circuit (I²C) Interface ........................................................................................ 683
Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 699
Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 700
Register 3: I²C Master Data (I2CMDR), offset 0x008 ......................................................................... 705
Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 706
Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 707
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 708
I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ........................................... 709
I²C Master Interrupt Clear (I2CMICR), offset 0x01C ......................................................... 710
I²C Master Configuration (I2CMCR), offset 0x020 ............................................................ 711
I²C Slave Own Address (I2CSOAR), offset 0x800 ............................................................ 712
January 21, 2012
23
Texas Instruments-Production Data