English
Language : 

TMS470R1B1M_12 Datasheet, PDF (21/60 Pages) Texas Instruments – 16/32-Bit RISC Flash Microcontroller
www.ti.com
TMS470R1B1M
16/32-Bit RISC Flash Microcontroller
SPNS109A – SEPTEMBER 2005 – REVISED AUGUST 2006
interrupt priority (IEM to CIM)
Interrupt requests originating from the B1M peripheral modules (i.e., SPI1 or SPI2; SCI1 or SCI2; RTI; etc.) are
assigned to channels within the 48-channel interrupt expansion module (IEM) where, via programmable register
mapping, these channels are then mapped to the 32-channel central interrupt manager (CIM) portion of the SYS
module.
Programming multiple interrupt sources in the IEM to the same CIM channel effectively shares the CIM channel
between sources.
The CIM request channels are maskable so that individual channels can be selectively disabled. All interrupt
requests can be programmed in the CIM to be of either type:
• Fast interrupt request (FIQ)
• Normal interrupt request (IRQ)
The CIM prioritizes interrupts. The precedences of request channels decrease with ascending channel order in
the CIM (0 [highest] and 31 [lowest] priority). For IEM-to-CIM default mapping, channel priorities, and their
associated modules, see Table 6.
MODULES
SPI1
RTI
RTI
RTI
SPI2
GIO
Reserved
HET
I2C1
SCI1/SCI2
SCI1
Reserved
I2C2
HECC1
SCC
Reserved
MibADC
SCI2
DMA
I2C3
SCI1
System
Reserved
HET
HECC1
SCC
SCI2
MibADC
DMA
GIO
MibADC
SCI3
Table 6. Interrupt Priority (IEM and CIM)
INTERRUPT SOURCES
SPI1 end-transfer/overrun
COMP2 interrupt
COMP1 interrupt
TAP interrupt
SPI2 end-transfer/overrun
GIO interrupt A
HET interrupt 1
I2C1 interrupt
SCI1 or SCI2 error interrupt
SCI1 receive interrupt
I2C2 interrupt
HECC1 interrupt A
SCC interrupt A
MibADC end event conversion
SCI2 receive interrupt
DMA interrupt 0
I2C3 interrupt
SCI1 transmit interrupt
SW interrupt (SSI)
HET interrupt 2
HECC1 interrupt B
SCC interrupt B
SCI2 transmit interrupt
MibADC end Group 1 conversion
DMA Interrupt 1
GIO interrupt B
MibADC end Group 2 conversion
SCI3 error interrupt
DEFAULT CIM INTERRUPT
LEVEL/CHANNEL
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
IEM CHANNEL
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Submit Documentation Feedback
21