English
Language : 

ADS6143IRHB25 Datasheet, PDF (21/67 Pages) Texas Instruments – 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
www.ti.com
ADS6145, ADS6144
ADS6143, ADS6142
SLWS198B – JULY 2007 – REVISED MARCH 2008
PIN CONFIGURATION (CMOS MODE)
RHB PACKAGE
(TOP VIEW)
DRVDD 1
RESET 2
SCLK 3
SDATA 4
SEN 5
AGND 6
CLKP 7
CLKM 8
Pad Connected To
DRGND
24 D7
23 D6
22 D5
21 D4
20 D3
19 D2
18 D1
17 D0
Figure 7. CMOS Mode Pinout
PIN ASSIGNMENTS – CMOS Mode
PIN NAME
DESCRIPTION
AVDD
Analog power supply
AGND
Analog ground
CLKP, CLKM Differential clock inputs
INP, INM
Differential analog inputs
VCM
Internal reference mode – common-mode voltage output.
External reference mode – reference input. The voltage forced on this pin sets the
internal references.
RESET
Serial interface RESET input.
When using serial interface mode, the user MUST initialize the internal registers
through a hardware RESET by applying a high-going pulse on this pin, or by using
the software reset option. See the SERIAL INTERFACE section.
In parallel interface mode, the user has to tie the RESET pin permanently HIGH.
(SCLK, SDATA, and SEN are used as parallel pin controls in this mode.)
The pin has an internal 100-kΩ pull-down resistor.
SCLK
This pin functions as the serial interface clock input when RESET is low.
When RESET is tied high, it controls coarse gain and internal/external reference
selection. Tie SCLK low for internal reference and 0 dB gain and high for internal
reference and 3.5 dB gain. See Table 1.
The pin has an internal 100-kΩ pull-down resistor.
SDATA
This pin functions as the serial interface data input when RESET is low. It controls
various power down modes along with the PDN pin when RESET is tied high.
See Table 3 for detailed information.
The pin has an internal 100-kΩ pull-down resistor.
SEN
This pin functions as the serial interface enable input when RESET is low. When
RESET is high, it controls output interface type and data formats. See Table 2 for
detailed information.
The pin has an internal 100-kΩ pull-up resistor to DRVDD.
PDN
Global power-down control pin
PIN
TYPE
I
I
I
I
I/O
PIN
NUMBER
13, 15
6, 9, 12
7, 8
10, 11
NUMBER
OF PINS
2
3
2
2
14
1
I
2
1
I
3
1
I
4
1
I
5
1
I
16
1
Copyright © 2007–2008, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s): ADS6145, ADS6144 ADS6143, ADS6142