ISO7421-EP_16 Datasheet, PDF (15/24 Pages) Texas Instruments – Low-Power Dual Digital Isolators

www.ti.com
ISO7421-EP
SLLSEN3 – DECEMBER 2015
Typical Application (continued)
9.2.2 Detailed Design Procedure
ISO7421 digital isolator containing two channels has logic input and output buffer isolated by silicon dioxide
(SiO2) isolation barrier. When using ISO7421 in conjunction with isolated power supplies, these devices prevent
noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging
sensitive circuitry. ISO7421 are specified for signaling rate up to 1Mbps. These devices also transmit data with
much shorter pulse widths, in most cases, because of their fast response time. Designer must add external
filtering to remove spurious signals with input pulse duration < 20 ns.
V_CC1
OUTA
INB
GND1
1
0.1 µF
2
3
4
8
V_CC2
0.1 µF
7
INA
6
OUTB
5
GND2
Figure 13. Typical ISO7421-EP Circuit Hookup
9.2.3 Application Curve
100
28 Years
V_IORM at 566 V
10
0
120
250
500
750
880
V_IORM – Working Voltage – V
Figure 14. Life Expectancy vs Working Voltage
1000
G001
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: ISO7421-EP
Submit Documentation Feedback
15