ADS7864_14 Datasheet, PDF (15/28 Pages) Texas Instruments – 500kHz, 12-Bit, 6-Channel Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER

ADS7864
www.ti.com
other channels are already in the hold mode but not
converted, then the conversion of channel X is put in
the queue until the previous conversion has been
completed. If more than one channel goes into hold
mode within one clock cycle, then channel A will be
converted first if HOLDA is one of the triggered hold
signals. Next, channel B will be converted, and last,
channel C. If it is important to detect a hold command
during a certain clock cycle, then the falling edge of
the hold signal has to occur at least 10ns before the
falling edge of the clock. (see Figure 26, t₁). The hold
signal can remain low without initiating a new conver-
sion. The hold signal has to be high for at least 15ns
(see Figure 26, t₂) before it is brought low again and
hold has to stay low for at least 20ns (see Figure 26,
t₃).
In the example of Figure 26, the signal HOLDB goes
low first and channel B0 and B1 will be converted
first. The falling edges of HOLDA and HOLDC occur
within the same clock cycle. Therefore, the channels
A0 and A1 will be converted as soon as the channels
B0 and B1 are finished (plus acquisition time). When
the A-channels are finished, the C-channels will be
converted. The second HOLDA signal is ignored, as
the A-channels are not converted at this point in time.
SBAS141A – SEPTEMBER 2000 – REVISED MARCH 2005
Once a particular hold signal goes low, further im-
pulses of this hold signal are ignored until the
conversion is finished or the part is reset. When the
conversion is finished (BUSY signal goes high), the
sampling switches will close and sample the selected
channel. The start of the next conversion must be
delayed to allow the input capacitor of the ADS7864
to be fully charged. This delay time depends on the
driving amplifier, but should be at least 175ns
(see Figure 27, t₄).
The ADS7864 can also convert one channel continu-
ously, as it is shown in Figure 27 with channel B.
Therefore, HOLDA and HOLDC are kept high all the
time. To gain acquisition time, the falling edge of
HOLDB takes place just before the falling edge of
clock. One conversion requires 16 clock cycles. Here,
data is read after the next conversion is initiated by
HOLDB. To read data from channel B, A1 is set high
and A2 is low. As A0 is low during the first reading
(A2 A1 A0 = 010) data B0 is put to the output. Before
the second RD, A0 switches high (A2 A1 A0 = 011)
so data from channel B1 is read.
SYMBOL
t₁
t₂
t₃
t₄
t₅
t₆
t₇
t₈
t₉
t₁₀
t₁₁
t₁₂
t₁₃
t₁₄
Table 1. Timing Specifications
DESCRIPTION
MIN
HOLD (A, B, C) before falling edge of clock
10
HOLD high time to be recognized again
15
HOLD low time
20
Input capacitor charge time
175
Clock period
125
Clock high time
40
Clock low time
40
Reset pulse width
20
First hold after reset
20
Conversion time
Successive conversion time (16 × t₅)
2
Address setup before RD
10
CS before end of RD
30
RD high time
30
TYP
12.5 × t₅
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
ns
ns
15