English
Language : 

LM3S9GN5_15 Datasheet, PDF (1330/1391 Pages) Texas Instruments – Stellaris LM3S9GN5 Microcontroller
Register Quick Reference
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Internal Memory
Flash Memory Registers (Flash Control Offset)
Base 0x400F.D000
FMA, type R/W, offset 0x000, reset 0x0000.0000
OFFSET
OFFSET
FMD, type R/W, offset 0x004, reset 0x0000.0000
DATA
DATA
FMC, type R/W, offset 0x008, reset 0x0000.0000
WRKEY
COMT MERASE ERASE WRITE
FCRIS, type RO, offset 0x00C, reset 0x0000.0000
FCIM, type R/W, offset 0x010, reset 0x0000.0000
PRIS
ARIS
FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000
PMASK AMASK
FMC2, type R/W, offset 0x020, reset 0x0000.0000
FWBVAL, type R/W, offset 0x030, reset 0x0000.0000
FCTL, type R/W, offset 0x0F8, reset 0x0000.0000
WRKEY
FWB[n]
FWB[n]
PMISC AMISC
WRBUF
FWBn, type R/W, offset 0x100 - 0x17C, reset 0x0000.0000
Internal Memory
Memory Registers (System Control Offset)
Base 0x400F.E000
RMCTL, type R/W1C, offset 0x0F0, reset -
DATA
DATA
USDACK USDREQ
FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFF
FMPPE0, type R/W, offset 0x134 and 0x400, reset 0xFFFF.FFFF
BOOTCFG, type R/W, offset 0x1D0, reset 0xFFFF.FFFE
NW
PORT
PIN
USER_REG0, type R/W, offset 0x1E0, reset 0xFFFF.FFFF
NW
POL
READ_ENABLE
READ_ENABLE
PROG_ENABLE
PROG_ENABLE
EN
DATA
DATA
BA
DBG1 DBG0
1330
Texas Instruments-Production Data
July 03, 2014