AM3352BZCZ100 Datasheet, PDF (118/236 Pages) Texas Instruments – Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)

AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
SPRS717F – OCTOBER 2011 – REVISED APRIL 2013
www.ti.com
5.5 Ethernet Media Access Controller (EMAC) and Switch
5.5.1 Ethernet MAC and Switch Electrical Data and Timing
The Ethernet MAC and Switch implemented in the AM335x device supports GMII mode, but the AM335x
design does not pin out 9 of the 24 GMII signals. This was done to reduce the total number of package
terminals. Therefore, the AM335x device does not support GMII mode. MII mode is supported with the
remaining GMII signals.
The AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number
SPRUH73) and this document may reference internal signal names when discussing peripheral input and
output signals since many of the AM335x package terminals can be multiplexed to one of several
peripheral signals. For example, the AM335x terminal names for port 1 of the Ethernet MAC and switch
have been changed from GMII to MII to indicate their Mode 0 function, but the internal signal is named
GMII. However, documents that describe the Ethernet switch reference these signals by their internal
signal name. For a cross-reference of internal signal names to terminal names, see Table 2-7.
Operation of the Ethernet MAC and switch is not supported for OPP50.
Table 5-5. Ethernet MAC and Switch Timing Conditions
TIMING CONDITION PARAMETER
Input Conditions
t_R
Input signal rise time
t_F
Input signal fall time
Output Condition
C_LOAD
Output load capacitance
(1) Except when specified otherwise.
MIN TYP
1⁽¹⁾
1⁽¹⁾
3
MAX UNIT
5⁽¹⁾
ns
5⁽¹⁾
ns
30 pF
5.5.1.1 Ethernet MAC/Switch MDIO Electrical Data and Timing
Table 5-6. Timing Requirements for MDIO_DATA
(see Figure 5-3)
NO.
MIN
TYP
1
t_su(MDIO-MDC) Setup time, MDIO valid before MDC high
90
2
t_h(MDIO-MDC) Hold time, MDIO valid from MDC high
0
MAX
UNIT
ns
ns
1
2
MDIO_CLK Output)
MDIO_DATA (Input)
Figure 5-3. MDIO_DATA Timing - Input Mode
(see Figure 5-4)
NO.
1
t_c(MDC)
2
t_w(MDCH)
3
t_w(MDCL)
4
t_t(MDC)
Table 5-7. Switching Characteristics for MDIO_CLK
PARAMETER
Cycle time, MDC
Pulse duration, MDC high
Pulse duration, MDC low
Transition time, MDC
MIN
TYP
400
160
160
MAX
5
UNIT
ns
ns
ns
ns
118 Peripheral Information and Timings
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352