English
Language : 

MSP430F21X1_14 Datasheet, PDF (10/62 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
MSP430F21x1
SLAS439F – SEPTEMBER 2004 – REVISED AUGUST 2011
Memory Organization
Memory
Main: interrupt vector
Main: code memory
Information memory
Boot memory
RAM
Peripherals
Size
Flash
Flash
Size
Flash
Size
ROM
Size
16-bit
8-bit
8-bit SFR
Table 10. Memory Organization
MSP430F2101
1 KB Flash
0xFFFF to 0xFFE0
0xFFFF to 0xFC00
256 Byte
0x10FF to 0x1000
1 KB
0x0FFF to 0x0C00
128 B
0x027F to 0x0200
0x01FF to 0x0100
0x0FF to 0x010
0x0F to 0x00
MSP430F2111
2 KB Flash
0xFFFF to 0xFFE0
0xFFFF to 0xF800
256 Byte
0x10FF to 0x1000
1 KB
0x0FFF to 0x0C00
128 B
0x027F to 0x0200
0x01FF to 0x0100
0x0FF to 0x010
0x0F to 0x00
MSP430F2121
4 KB Flash
0xFFFF to 0xFFE0
0xFFFF to 0xF000
256 Byte
0x10FF to 0x1000
1 KB
0x0FFF to 0x0C00
256 Byte
0x02FF to 0x0200
0x01FF to 0x0100
0x0FF to 0x010
0x0F to 0x00
www.ti.com
MSP430F2131
8 KB Flash
0xFFFF to 0xFFE0
0xFFFF to 0xE000
256 Byte
0x10FF to 0x1000
1 KB
0x0FFF to 0x0C00
256 Byte
0x02FF to 0x0200
0x01FF to 0x0100
0x0FF to 0x010
0x0F to 0x00
Bootstrap Loader (BSL)
The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial
interface. Access to theMSP430memoryvia theBSLis protected by user-defined password.Abootstrap loader
security key is provided at address 0FFDEh to disable the BSL completely or to disable the erasure of the flash if
an invalid password is supplied. For complete description of the features of the BSL and its implementation, see
the MSP430 Programming Via the Bootstrap Loader User’s Guide, literature number SLAU319.
BSLKEY
00000h
0AA55h
any other value
Table 11. BSL Keys
DESCRIPTION
Erasure of flash disabled if an invalid password is supplied
BSL disabled
BSL enabled
BSL FUNCTION
Data transmit
Data receive
Table 12. BSL Function Pins
DW, PW, DGV PACKAGE PINS
14 - P1.1
10 - P2.2
RGE PACKAGE PINS
14 - P1.1
8 - P2.2
Flash Memory
The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The
CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:
• Flash memory has n segments of main memory and four segments of information memory (A to D) of
64 bytes each. Each segment in main memory is 512 bytes in size.
• Segments 0 to n may be erased in one step, or each segment may be individually erased.
• Segments A to D can be erased individually, or as a group with segments 0 to n.
Segments A to D are also called information memory.
• Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
required.
10
Copyright © 2004–2011, Texas Instruments Incorporated