TMS320F280049 Datasheet, PDF (1/217 Pages) Texas Instruments – Piccolo Microcontrollers

Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
TMS320F280049, TMS320F280049C, TMS320F280049M
TMS320F280048, TMS320F280048C, TMS320F280045
TMS320F280041, TMS320F280041C, TMS320F280040, TMS320F280040C
SPRS945A – JANUARY 2017 – REVISED AUGUST 2017
TMS320F28004x Piccolo™ Microcontrollers
1 Device Overview
1.1 Features
1
• TMS320C28x 32-Bit CPU
– 100 MHz
– IEEE 754 Single-Precision Floating-Point Unit
(FPU)
– Trigonometric Math Unit (TMU)
– 3×-Cycle to 4×-Cycle Improvement for
Common Trigonometric Functions Versus
Software Libraries
– 13-Cycle Park Transform
– Viterbi/Complex Math Unit (VCU-I)
– Ten Hardware Breakpoints
• Programmable Control Law Accelerator (CLA)
– 100 MHz
– IEEE 754 Single-Precision Floating-Point
Instructions
– Executes Code Independently of Main CPU
• On-Chip Memory
– 256KB (128KW) of Flash (ECC-Protected)
Across Two Independent Banks
– 100KB (50KW) of RAM (ECC-Protected or
Parity-Protected)
– Dual-Zone Security Supporting Third-Party
Development
• Clock and System Control
– Two Internal Zero-Pin 10-MHz Oscillators
– On-Chip Crystal Oscillator and External Clock
Input
– Windowed Watchdog Timer Module
– Missing Clock Detection Circuitry
• 1.2-V Core, 3.3-V I/O Design
– Internal VREG or DC-DC for 1.2-V Generation
Allows for Single-Supply Designs
• System Peripherals
– 6-Channel Direct Memory Access (DMA)
Controller
– 40 Individually Programmable Multiplexed
General-Purpose Input/Output (GPIO) Pins
– 21 Digital Inputs on Analog Pins
– Enhanced Peripheral Interrupt Expansion (ePIE)
Module
– Multiple Low-Power Mode (LPM) Support With
External Wakeup
– InstaSPIN-FOC™ and InstaSPIN-MOTION™
– Complete Three-Phase Motor and Motion-
Control Library in On-chip ROM Memory
1
• Communications Peripherals
– One Power Management Bus (PMBus) Interface
– One Inter-Integrated Circuit (I2C) Interface
(Pin-Bootable)
– Two Controller Area Network (CAN) Bus Ports
(Pin-Bootable)
– Two Serial Peripheral Interface (SPI) Ports
(Pin-Bootable)
– Two Serial Communication Interfaces (SCIs)
(Pin-Bootable)
– One Local Interconnect Network (LIN)
– One Fast Serial Interface (FSI) With a
Transmitter and Receiver
• Analog System
– Three 3.45-MSPS, 12-Bit Analog-to-Digital
Converters (ADCs)
– Up to 21 External Channels
– Four Integrated Post-Processing Blocks
(PPB) per ADC
– Seven Windowed Comparators (CMPSS) With
12-Bit Reference Digital-to-Analog Converters
(DACs)
– Digital Glitch Filters
– Two 12-Bit Buffered DAC Outputs
– Seven Programmable Gain Amplifiers (PGAs)
– Programmable Gain Settings: 3, 6, 12, 24
– Programmable Output Filtering
• Enhanced Control Peripherals
– 16 ePWM Channels With High-Resolution
Capability (150-ps Resolution)
– Integrated Dead-Band Support With High
Resolution
– Integrated Hardware Trip Zones (TZs)
– Seven Enhanced Capture (eCAP) Modules
– High-Resolution Capture (HRCAP) Available
on Two Modules
– Two Enhanced Quadrature Encoder Pulse
(eQEP) Modules With Support for CW/CCW
Operation Modes
– Four Sigma-Delta Filter Module (SDFM) Input
Channels (Two Parallel Filters per Channel)
– Standard SDFM Data Filtering
– Comparator Filter for Fast Action for
Overvalue or Undervalue Condition
• Configurable Logic Block (CLB)
– Augments Existing Peripheral Capability
– Supports Position Manager Solutions
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to
change without notice.