|
TMS320C5545 Datasheet, PDF (1/128 Pages) Texas Instruments – Fixed-Point Digital Signal Processor | |||
|
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
TMS320C5545
SPRS853C â JULY 2013 â REVISED MARCH 2016
TMS320C5545 Fixed-Point Digital Signal Processor
1 Device Overview
1.1 Features
1
⢠Core:
â High-Performance, Low-Power, TMS320C55x
Fixed-Point Digital Signal Processor
⢠16.67-, 10-ns Instruction Cycle Time
⢠60-, 100-MHz Clock Rate
⢠One or Two Instructions Executed per Cycle
⢠Dual Multiply-and-Accumulate (MAC) Units
(up to 200 Million Multiply-Accumulates per
Second [MMACS])
⢠Two Arithmetic and Logic Units (ALUs)
⢠Three Internal Data and Operand Read
Buses and Two Internal Data and Operand
Write Buses
⢠Software-Compatible With C55x Devices
â 320KB of Zero-Wait State On-Chip RAM,
Composed of:
⢠64KB of Dual-Access RAM (DARAM),
8 Blocks of 4K Ã 16-Bit
⢠256KB of Single-Access RAM (SARAM),
32 Blocks of 4K Ã 16-Bit
â 128KB of Zero Wait-State On-Chip ROM
(4 Blocks of 16K x 16-Bit)
â Tightly Coupled Fast Fourier transform (FFT)
Hardware Accelerator
⢠Peripheral:
â Direct Memory Access (DMA) Controller
⢠Four DMA With 4 Channels Each (16
Channels Total)
â Three 32-Bit General-Purpose (GP) Timers
⢠One Selectable as a Watchdog or GP
â Two Embedded Multimedia Card (eMMC) or
Secure Digital (SD) Interfaces
â Universal Asynchronous Receiver/Transmitter
(UART)
â Serial Port Interface (SPI) With Three Chip
Selects
â Master and Slave Inter-Integrated Circuit (I2C
Bus)
â Four Inter-IC Sound (I2S Bus) for Data
Transport
â Device USB Port With Integrated 2.0 High-
Speed PHY That Supports:
⢠USB 2.0 Full- and High-Speed Device
â LCD Bridge With Asynchronous Interface
â 10-Bit 3-Input Successive Approximation (SAR)
Analog-to-Digital Converter (ADC)
â IEEE 1149.1 (JTAG)
Boundary-Scan-Compatible
â 32 General-Purpose I/O (GPIO) Pins
(Multiplexed With Other Device Functions)
⢠Configure up to 20 GPIO Pins at the Same
Time
⢠Power:
â Four Core Isolated Power Supply Domains:
Analog, RTC, CPU and Peripherals, and USB
â Three I/O Isolated Power Supply Domains: RTC
I/O, USB PHY, and DVDDIO
â Three integrated LDOs (DSP_LDO, ANA_LDO,
and USB_LDO) to Power the Isolated Domains:
DSP Core, Analog, and USB Core, Respectively
â 1.05-V Core (60 MHz), 1.8-, 2.5-, 2.75-, or 3.3-V
I/Os
â 1.3-V Core (100 MHz), 1.8-, 2.5-, 2.75-, or 3.3-V
I/Os
⢠Clock:
â External Clock Source Through CLKIN Pin That
Supports 11.2896-, 12.000-, and 12.288-MHz
Clock Frequencies
â Real-Time Clock (RTC) With 32.768-kHz Crystal
Input, Separate Clock Domain, and Separate
Power Supply
â Low-Power, Software-Programmable Phase-
Locked Loop (PLL) Clock Generator
⢠Bootloader:
â On-Chip ROM Bootloader (RBL) to Boot From
SPI EEPROM, SPI Serial Flash or I2C EEPROM
eMMC, SD, SDHC, UART, and USB
⢠Package:
â 118-Terminal Pb-Free Plastic BGA (Ball Grid
Array) (ZQW Suffix)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
|
▷ |