SN74LVC1G74_16 Datasheet, PDF (1/24 Pages) Texas Instruments – SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74LVC1G74
SCES794E – OCTOBER 2009 – REVISED JANUARY 2015
SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop
with Clear and Preset
1 Features
•1 Available in the Texas Instruments
NanoFree™ Package
• Supports 5-V V_CC Operation
• Inputs Accept Voltages to 5.5 V
• Supports Down Translation to V_CC
• Max t_pd of 5.9 ns at 3.3 V
• Low Power Consumption, 10-µA Max I_CC
• ±24-mA Output Drive at 3.3 V
• Typical V_OLP (Output Ground Bounce)
< 0.8 V at V_CC = 3.3 V, T_A = 25°C
• Typical V_OHV (Output V_OH Undershoot)
> 2 V at V_CC = 3.3 V, T_A = 25°C
• I_off Supports Live Insertion, Partial-Power-Down
Mode, and Back-Drive Protection
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model
– 200-V Machine Model
– 1000-V Charged-Device Model
2 Applications
• Servers
• LED Displays
• Network switch
• Telecom Infrastructure
• Motor Drivers
• I/O Expanders
3 Description
This single positive-edge-triggered D-type flip-flop is
designed for 1.65-V to 5.5-V V_CC operation.
NanoFree™ package technology is a major
breakthrough in IC packaging concepts, using the die
as the package.
A low level at the preset (PRE) or clear (CLR) input
sets or resets the outputs, regardless of the levels of
the other inputs. When PRE and CLR are inactive
(high), data at the data (D) input meeting the setup
time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock
triggering occurs at a voltage level and is not related
directly to the rise time of the clock pulse. Following
the hold-time interval, data at the D input can be
changed without affecting the levels at the outputs.
This device is fully specified for partial-power-down
applications using I_off. The I_off circuitry disables the
outputs, preventing damaging current backflow
through the device when it is powered down.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE
SM8 (8)
2.95 mm × 2.80 mm
SN74LVC1G74
US8 (8)
X2SON (8)
2.30 mm × 2.00 mm
1.40 mm × 1.00 mm
UQFN (8)
1.50 mm × 1.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
4 Simplified Schematic
PRE
D
Q
CLK Q
CLR
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.