LMK61PD0A2 Datasheet, PDF (1/27 Pages) Texas Instruments – Ultra-Low Jitter Pin Selectable Oscillator

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
LMK61PD0A2
SNAS675A – OCTOBER 2015 – REVISED NOVEMBER 2015
LMK61PD0A2 Ultra-Low Jitter Pin Selectable Oscillator
1 Features
•1 Ultra-low Noise, High Performance
– Jitter: 90 fs RMS typical f_OUT > 100 MHz
– PSRR: -70 dBc, robust supply noise immunity
• Flexible Output Frequency and Format; User
Selectable
– Frequencies: 62.5 MHz, 100 MHz, 106.25
MHz, 125 MHz, 156.25 MHz, 212.5 MHz,
312.5 MHz
– Formats: LVPECL, LVDS or HCSL
• Total frequency tolerance of ± 50 ppm
• Internal memory stores multiple start-up
configurations, selectable through pin control
• 3.3V operating voltage
• Industrial temperature range (-40ºC to +85ºC)
• 7 mm x 5 mm 8-pin package
2 Applications
• High-performance replacement for crystal-, SAW-,
or silicon-based Oscillators
• Switches, Routers, Network Line Cards, Base
Band Units (BBU), Servers, Storage/SAN
• Test and Measurement
• Medical Imaging
• FPGA, Processor Attach
3 Description
The LMK61PD0A2 is an ultra-low jitter PLLatinum^TM
pin selectable oscillator that generates commonly
used reference clocks. The device is pre-
programmed in factory to support seven unique
reference clock frequencies that can be selected by
pin-strapping each of FS[1:0] to VDD, GND or NC (no
connect). Output format is selected between
LVPECL, LVDS, or HCSL by pin-strapping OS to
VDD, GND or NC. Internal power conditioning provide
excellent power supply ripple rejection (PSRR),
reducing the cost and complexity of the power
delivery network. The device operates from a single
3.3 V ± 5% supply.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
LMK61PD0A2
8-pin QFM (SIA)
7.0 mm x 5.0 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Pinout and Simplified Block Diagram
FS1
7
OE 1
6 VDD
OS 2
5 OUTN
GND 3
4 OUTP
8
FS0
Integrated
Oscillator
Power Conditioning
Output
Output
PLL
Divider
Buffer
LMK61PD0A2
Ultra-high performance oscillator
Interface
ROM (Pin Control)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.