DP83849IVSX Datasheet, PDF (89/108 Pages) Texas Instruments – DP83849I PHYTER DUAL Industrial erature with Flexible Port Switching

8.2.5 100 Mb/s MII Receive Timing
T2.5.1
RX_CLK
RXD[3:0]
RX_DV
RX_ER
T2.5.2
T2.5.1
Valid Data
Parameter
Description
Notes
T2.5.1
RX_CLK High/Low Time
100 Mb/s Normal mode
T2.5.2
RX_CLK to RXD[3:0], RX_DV, RX_ER Delay 100 Mb/s Normal mode
Min Typ Max Units
16 20 24 ns
10
30 ns
Note: RX_CLK may be held low or high for a longer period of time during transition between reference and recovered
clocks. Minimum high and low times will not be violated.
8.2.6 100BASE-TX MII Transmit Packet Latency Timing
TX_CLK
TX_EN
TXD
T2.6.1
PMD Output Pair
IDLE
(J/K)
DATA
Parameter
Description
T2.6.1
TX_CLK to PMD Output Pair
Latency
Notes
100BASE-TX mode
Min Typ Max Units
5
bits
Note: For Normal mode, latency is determined by measuring the time from the first rising edge of TX_CLK occurring after
the assertion of TX_EN to the first bit of the “J” code group as output from the PMD Output Pair. 1 bit time = 10 ns in 100
Mb/s mode.
www.national.com
88