TMS320LF2401A_07 Datasheet, PDF (82/88 Pages) Texas Instruments – DSP CONTROLLERS

TMS320LF2401A, TMS320LC2401A
DSP CONTROLLERS
SPRS161K − MARCH 2001 − REVISED JULY 2007
peripheral register description (continued)
Table 16. Lx2401A DSP Peripheral Register Description (Continued)
ADDR
BIT 15
BIT 7
070A0h
—
CONV PRE-
SCALE (CPS)
070A1h
EVB SOC
EN SEQ1
EXT SOC
EN SEQ1
—
070A2h
—
070A3h
070A4h
070A5h
070A6h
070A7h
070A8h
070A9h
070AAh
070ABh
070ACh
070ADh
070AEh
070AFh
CONV 3
CONV 1
CONV 7
CONV 5
CONV 11
CONV 9
CONV 15
CONV 13
—
SEQ2
STATE 3
D9
D1
D9
D1
D9
D1
D9
D1
D9
D1
D9
D1
D9
D1
D9
D1
BIT 14
BIT 6
ADC
S/W RESET
CONTIN-
UOUS RUN
Reset SEQ1
Reset SEQ2
—
MAXCONV2
2
CONV 3
CONV 1
CONV 7
CONV 5
CONV 11
CONV 9
CONV 15
CONV 13
—
SEQ2
STATE 2
D8
D0
D8
D0
D8
D0
D8
D0
D8
D0
D8
D0
D8
D0
D8
D0
BIT 13
BIT 12
BIT 11
BIT 10
BIT 5
BIT 4
BIT 3
BIT 2
ANALOG-TO-DIGITAL CONVERTER (ADC) REGISTERS
SOFT
FREE
ACQ
ACQ
PRESCALE3 PRESCALE2
INT
PRIORITY
SEQ1/2
CASCADE
—
—
INT ENA
INT ENA
SOC SEQ1 SEQ1 BUSY _{SEQ1 Mode1 SEQ1 Mode0}
INT ENA
INT ENA
SOC SEQ2 SEQ2 BUSY _{SEQ2 Mode1 SEQ2 Mode0}
—
—
—
—
MAXCONV2 MAXCONV2 MAXCONV1 MAXCONV1
1
0
3
2
CONV 3
CONV 3
CONV 2
CONV 2
CONV 1
CONV 1
CONV 0
CONV 0
CONV 7
CONV 7
CONV 6
CONV 6
CONV 5
CONV 5
CONV 4
CONV 4
CONV 11
CONV 11
CONV 10
CONV 10
CONV 9
CONV 9
CONV 8
CONV 8
CONV 15
CONV 15
CONV 14
CONV 14
CONV 13
CONV 13
CONV 12
CONV 12
—
—
SEQ CNTR3 SEQ CNTR2
SEQ2
STATE 1
SEQ2
STATE 0
SEQ1
STATE 3
SEQ1
STATE 2
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
D7
D6
D5
D4
0
0
0
0
BIT 9
BIT 1
ACQ
PRESCALE1
—
INT FLAG
SEQ1
INT FLAG
SEQ2
—
MAXCONV1
1
CONV 2
CONV 0
CONV 6
CONV 4
CONV 10
CONV 8
CONV 14
CONV 12
SEQ CNTR1
SEQ1
STATE 1
D3
0
D3
0
D3
0
D3
0
D3
0
D3
0
D3
00
D3
0
BIT 8
BIT 0
REG
ACQ
PRESCALE0
—
ADCCTRL1
EVA SOC
EN SEQ1
EVB SOC
EN SEQ2
—
MAXCONV1
0
CONV 2
CONV 0
CONV 6
CONV 4
CONV 10
CONV 8
CONV 14
CONV 12
SEQ CNTR0
SEQ1
STATE 0
D2
0
D2
0
D2
0
D2
0
D2
0
D2
0
D2
0
D2
0
ADCCTRL2
MAXCONV
CHSELSEQ1
CHSELSEQ2
CHSELSEQ3
CHSELSEQ4
AUTO_SEQ_SR
RESULT0
RESULT1
RESULT2
RESULT3
RESULT4
RESULT5
RESULT6
RESULT7
These bits are not applicable in the Lx2401A since either (i) the peripheral functionality is absent or (ii) the cor-
responding pins have not been bonded out of the device.
82
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443